參數(shù)資料
型號: ICS1889
英文描述: 100Base-FX Integrated PHYceiverTM
中文描述: 100Base - FX光纖綜合PHYceiverTM
文件頁數(shù): 10/35頁
文件大?。?/td> 1096K
代理商: ICS1889
10
ICS1889
Status Register (register 1)
The
ICS1889
status register is a 16 bit read only register
used to indicate the basic status of the
ICS1889
. It is
accessed via the management interface of the MII. It is
initialized during a power-up or reset to predefined default
values. If the
ICS1889
is enabled for auto-configuration,
certain bits in the status register may be set to zero as defined
below.
100Base-T4 (bit 15)
This bit is permanently set to a logic zero indicating that the
ICS1889
is not able to support 100Base-T4 operation.
100Base-X Full Duplex (bit 14)
This bit defaults to a logic one indicating that the
ICS1889
is
able to support 100Base-X Full Duplex operation.
100Base-X Half Duplex (bit 13)
This bit defaults to a logic one indicating that the
ICS1889
is
able to support 100Base-X Half Duplex operation.
10 Mbps Full Duplex (bit 12)
This bit is permanently set to a logic zero indicating that
10Base-T is not supported.
10 Mbps Half Duplex (bit 11)
This bit is permanently set to a logic zero indicating that
10Base-T is not supported.
Reserved (bits 10 through 6)
These bits are reserved for future IEEE standards. When read,
logic zeroes are returned. Writing has no effect on
ICS1889
operation.
Auto-Negotiation Complete (bit 5)
This bit is permanently set to a logic zero.
Remote Fault (bit 4)
When set to a logic one, this bit indicates that a remote fault
(Far End Fault) has been detected by the Link Monitor. This
bit remains set to a logic one until it is cleared by reading the
status register or by a reset command
If the link partner is implemented with a non-ICS1889 device,
the causes of a link failure will be specified by that PHY
vendor. If the link partner is implemented with an
ICS1889
, a
remote fault indication means a receive channel error
occurred.
Auto-Negotiation Ability (bit 3)
This feature is not available with fiber optic solutions. This bit
is permanently set to a logic zero indicating that it is not
supported.
Control Register (register 1)
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Definition
When bit = 0
When bit = 1
Access
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
CW
Default
0
1
1
0
0
0
0
0
0
0
0
1
0
1
0
1
OUI bit 19 | s
OUI bit 20 | t
OUI bit 21 | u
OUI bit 22 | v
OUI bit 23 | w
OUI bit 24 | x
Manufacturer’s Model Number bit 5
Manufacturer’s Model Number bit 4
Manufacturer’s Model Number bit 3
Manufacturer’s Model Number bit 2
Manufacturer’s Model Number bit 1
Manufacturer’s Model Number bit 0
Revision Number bit 3
Revision Number bit 2
Revision Number bit 1
Revision Number bit 0
相關PDF資料
PDF描述
ICS1892 10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y 10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-10 10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-14 10Base-T/100Base-TX Integrated PHYceiver
ICS1893AF 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM
相關代理商/技術參數(shù)
參數(shù)描述
ICS1890 制造商:ICS 制造商全稱:ICS 功能描述:Auto-Negotiation Advertisement Register (register 4 [0x04])
ICS1890Y 制造商:ICS 功能描述: 制造商:ICS 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:ICS 功能描述:1890Y-4 制造商:Integrated Device Technology Inc 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP
ICS1890Y-14 制造商:ICS 制造商全稱:ICS 功能描述:Auto-Negotiation Advertisement Register (register 4 [0x04])
ICS1890Y-4 制造商:ICS 功能描述:1890Y-4
ICS1891 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver