- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9677 > ICS810001DK-21LF (IDT, Integrated Device Technology Inc)IC CLK GEN SYNC VCXO DL 32VFQFN PDF資料下載
參數(shù)資料
| 型號： | ICS810001DK-21LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN SYNC VCXO DL 32VFQFN |
| 標(biāo)準(zhǔn)包裝： | 490 |
| 系列： | HiPerClockS™, FemtoClock™ |
| 類型： | 時(shí)鐘/頻率發(fā)生器，轉(zhuǎn)換器，抖動衰減器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 視頻 |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | LVCMOS，LVTTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 175MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-VFQFPN 裸露焊盤（4x4） |
| 包裝： | 托盤 |
| 其它名稱： | 800-2276 ICS810001DK-21LF-ND |
ICS810001DK-21 REVISION B APRIL 13, 2010
12
2010 Integrated Device Technology, Inc.
ICS810001-21 Data Sheet
FEMTOCLOCK DUAL VCXO VIDEO PLL
VFQFN EPAD Thermal Release Path
In order to maximize both the removal of heat from the package and
the electrical performance, a land pattern must be incorporated on
the Printed Circuit Board (PCB) within the footprint of the package
corresponding to the exposed metal pad or exposed heat slug on the
package, as shown in Figure 2. The solderable area on the PCB, as
defined by the solder mask, should be at least the same size/shape
as the exposed pad/slug area on the package to maximize the
thermal/electrical performance. Sufficient clearance should be
designed on the PCB between the outer edges of the land pattern
and the inner edges of pad pattern for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat transfer
and electrical grounding from the package to the board through a
solder joint, thermal vias are necessary to effectively conduct from
the surface of the PCB to the ground plane(s). The land pattern must
be connected to ground through these vias. The vias act as “heat
pipes”. The number of vias (i.e. “heat pipes”) are application specific
and dependent upon the package power dissipation as well as
electrical conductivity requirements. Thus, thermal and electrical
analysis and/or testing are recommended to determine the minimum
number needed. Maximum thermal and electrical performance is
achieved when an array of vias is incorporated in the land pattern. It
is recommended to use as many vias connected to ground as
possible. It is also recommended that the via diameter should be 12
to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is
desirable to avoid any solder wicking inside the via during the
soldering process which may result in voids in solder between the
exposed pad/slug and the thermal land. Precautions should be taken
to eliminate any solder voids between the exposed heat slug and the
land pattern. Note: These recommendations are to be used as a
guideline only. For further information, please refer to the Application
Note on the Surface Mount Assembly of Amkor’s
Thermally/Electrically Enhance Leadframe Base Package, Amkor
Technology.
Figure 2. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)
SOLDER
PIN
EXPOSED HEAT SLUG
PIN PAD
GROUND PLANE
LAND PATTERN
(GROUND PAD)
THERMAL VIA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J4M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
| VE-J4M-MX-F3 | CONVERTER MOD DC/DC 10V 75W |
| VE-2V3-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
| ICS874001AGI-05LF | IC PCI EXPRSS/JITT ATTEN 20TSSOP |
| MS27508E22B1S | CONN RCPT 100POS BOX MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS810001DK-21LFT | 功能描述:IC CLK GEN SYNC VCXO DL 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS810-06 | 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS |
| ICS81006AK | 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS |
| ICS81006AKI | 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS |
| ICS81006AKILF | 功能描述:IC VCXO TO 6 LVCMOS OUT 20VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。