參數(shù)資料
型號: ICS844S42BKILFT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 26/27頁
文件大小: 0K
描述: IC SYNTHESIZER RF FREQ 56-VFQFPN
標(biāo)準(zhǔn)包裝: 1,000
系列: HiPerClockS™
類型: 頻率合成器
PLL: 帶旁路
輸入: LVCMOS,LVTTL,晶體
輸出: LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 無/是
頻率 - 最大: 2.592GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 56-VFQFP-EP(8x8)
包裝: 帶卷 (TR)
其它名稱: 844S42BKILFT
ICS844S42BKI REVISION A FEBRUARY 21, 2012
8
2012 Integrated Device Technology, Inc.
ICS844S42I Data Sheet
DUAL OUTPUT RF FREQUENCY SYNTHESIZER
Using the I2C Interface
nPLOAD = 1 enables the programming and monitoring of the
internal registers through the I2C interface. Device register access
(write and read) is possible through the 2-wire interface using SDA
(configuration data) and SCL (configuration clock) signals. The
ICS844S42I acts as a slave device at the I2C bus. For further
information on I2C it is recommended to refer to the I2C bus
specification (version 2.1).
nPLOAD = 0 disables the I2C-write-access to the configuration
registers and any data written into the register is ignored. However,
the ICS844S42I is still visible at the I2C interface and I2C transfers
are acknowledged by the device. Read-access to the internal
registers during nPLOAD = 0 (parallel programming mode) is
supported. Note that the device automatically obtains a configuration
using the parallel interface upon the release of the device reset
(rising edge of nMR) and independent on the state of nPLOAD.
Changing the state of the nPLOAD input is not supported when the
device performs any transactions on the I2C interface.
Programming Model and Register Set
The synthesizer contains three fully accessible configuration
registers (0x00 through 0x02). Programming the synthesizer
frequency through the I2C interface is a one step process at which all
registers are written at once by a single I2C transaction. The PLL
frequency is affected as a result of the completion of the entire three
register file write access at the end of writing byte 0x02. The
configuration registers are read as a single I2C transaction. All
registers are read back-to-back. Note that the synthesizer does not
check any boundary conditions such as the VCO frequency range.
Writing the PLL registers could result in invalid VCO frequencies
(VCO frequency beyond lock range).
Register Map
It is always required to configure the entire ICS844S42I register file
(0x00, 0x01, 0x02), addressing single register bytes is not
supported. Writing any information to the bits 2, 1 and 0 in register
0x02 is ignored. These bits indicate information updated by the
synthesizer (bit 2 is the PLL lock status, bits 1 and 0 are copies of the
ADR[1:0] pin status).
Table 3H. Register File Table
I2C Register Access in Parallel Mode
The ICS844S42I supports the configuration of the synthesizer
through the parallel interface (nPLOAD = 0) and serial interface
(nPLOAD = 1). Register contents and the divider configurations are
not changed when the user switches from parallel mode to serial
mode. However, when switching from serial mode to parallel mode,
the PLL dividers immediately reflect the logical state of the hardware
pins M[9:0], NA[2:0], NB[2:0], and P. Applications using the parallel
interface to obtain a PLL configuration can use the serial interface to
verify the divider settings. In parallel mode (nPLOAD = 0), the
ICS844S42I allows read-access to the registers through I2C (if
nPLOAD = 0), the current PLL configuration is stored in the
registers. After changing from parallel to serial mode (nPLOAD = 1),
the last PLL configuration is still stored in the registers. The user now
has full write and read access to both configuration registers through
the I2C bus and can change the configuration at any time.
Register Address
76543210
Access
0x00H
M7
M6
M5
M4
M3
M2
M1
M0
R/W
Default
01110001
0x01H
M9
M8
NA2
NA1
NA0
NB2
NB1
NB0
R/W
Default
10000000
0x02H
P
RES
LOCK
ADR1
ADR0
R/W
Default
10000000
相關(guān)PDF資料
PDF描述
AD8842ARZ IC DAC 8BIT OCTAL MULT 24-SOIC
VI-J0V-MZ-F1 CONVERTER MOD DC/DC 5.8V 25W
VI-J0T-MZ-F4 CONVERTER MOD DC/DC 6.5V 25W
AD5541JRZ IC DAC 16BIT SERIAL IN 8-SOIC
AD5542ARZ IC DAC 16BIT SERIAL-IN 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS845252AKILF 功能描述:IC CLK GENERATOR CML 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS845252AKILFT 功能描述:IC CLK GENERATOR CML 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS845254AKILF 功能描述:IC CLK GENERATOR CML 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS845254AKILFT 功能描述:IC CLK GENERATOR CML 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS848004AGILF 功能描述:IC SYNTHESIZER FIBRE CH 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT