參數(shù)資料
型號(hào): ICS932S202
英文描述: Frequency Timing Generator for Differential PIIIType Dual-CPU Systems
中文描述: 頻率差分PIIIType雙CPU的系統(tǒng)時(shí)序發(fā)生器
文件頁(yè)數(shù): 5/14頁(yè)
文件大?。?/td> 105K
代理商: ICS932S202
5
ICS932S202
0600A—08/04/03
Byte 1: CPU, Active/Inactive
Register (1 = enable, 0 = disable)
Byte 2: PCI Active/Inactive
Register (1 = enable, 0 = disable)
Byte 3: 3V66 Active/Inactive Register
(1 = enable, 0 = disable)
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Byte 4: PCI Active/Inactive Register
(1 = enable, 0 = disable)
Notes:
1. Inactive means outputs are held LOW and are
disabled from switching.
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
#
n
D
W
1
1
1
1
1
1
1
X
P
n
1
o
D
C
U
P
C
C
U
P
C
C
U
P
C
U
P
C
A
O
I
A
O
I
A
O
I
v
R
(
7
6
5
4
3
2
1
0
0
8
7
2
7
6
4
-
4
3
3
4
4
4
4
K
L
L
K
C
C
C
)
e
L
C
C
L
0
1
K
K
0
0
1
2
S
S
C
I
I
I
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
#
n
D
W
1
1
1
1
1
1
1
1
P
n
o
D
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
8
7
5
4
2
1
1
1
1
1
1
1
9
8
K
K
K
K
K
K
K
K
L
L
L
L
L
L
L
L
C
C
C
C
C
C
C
C
I
I
I
I
I
I
I
I
C
C
C
C
C
C
C
C
P
P
P
P
P
P
P
P
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
#
n
D
W
1
1
1
X
1
1
X
X
P
n
o
D
7
6
5
4
3
2
1
0
4
3
2
-
2
3
-
-
3
3
3
0
1
2
_
_
_
6
6
6
#
0
F
F
#
3
#
2
S
6
6
6
1
V
V
V
S
E
E
S
3
3
3
F
R
R
F
F
1
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
#
n
D
W
1
1
X
1
1
1
1
X
P
n
o
D
z
H
7
6
5
4
3
2
1
0
6
7
-
-
2
1
2
0
2
-
2
2
M
z
8
H
#
4
_
M
0
S
v
R
C
I
C
P
I
C
P
I
C
P
4
S
F
4
8
2
4
F
(
)
e
1
K
9
K
8
K
2
0
L
L
L
C
C
#
Byte 5: Active/Inactive Register
(1= enable, 0 = disable)
t
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
B
B
#
n
D
W
0
0
0
0
0
1
1
0
P
n
o
D
)
N
(
d
e
N
(
d
e
N
(
d
e
N
(
d
e
N
(
d
e
N
(
d
e
N
(
d
e
N
(
d
e
-
-
-
-
-
-
-
-
v
R
v
R
v
R
v
R
v
R
v
R
v
R
v
R
)
)
)
)
)
)
)
Byte6: Active/Inactive Register
(1= enable, 0 = disable)
Note:
Don’t write into this register, writing into this
register can cause malfunction
t
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
B
B
#
n
D
W
1
1
1
1
1
1
1
1
P
n
o
D
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
)
N
(
d
e
-
-
-
-
-
-
-
-
v
R
v
R
v
R
v
R
v
R
v
R
v
R
v
R
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
相關(guān)PDF資料
PDF描述
ICS932S208 Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor
ICS932S208YFLF-T Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor
ICS932S208YGLF-T Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor
ICS932S203 Frequency Generator with 133MHz Differential CPU Clocks
ICS9341 133MHz Clock Generator and Integrated Buffer for PowerPC⑩
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS932S203 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Generator with 133MHz Differential CPU Clocks
ICS932S203AF 制造商:INT_CIR_SYS 功能描述:
ICS932S203AFLF 功能描述:IC FREQ GEN W/CPU CLOCK 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS932S203AFLFT 功能描述:IC FREQ GEN W/CPU CLOCK 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS932S203AFLN 功能描述:IC FREQ GEN W/CPU CLOCK 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT