參數(shù)資料
型號: ICSSSTUB32872A
英文描述: 28-Bit Registered Buffer for DDR2
中文描述: 28位注冊緩沖DDR2內(nèi)存
文件頁數(shù): 6/18頁
文件大小: 222K
代理商: ICSSSTUB32872A
6
1222F—3/13/07
ICSSSTUB32872A
Advance Information
Parity Functionality Block Diagram
D
21
D
D
LATCHING AND
RESET FUNCTION
see Note (1)
PTYERR
D
Qn
Dn
PARIN
CLOCK
Q
002aaa417
21
(1) This function holds the error for two
cycles. See functional description and
timing diagram.
相關(guān)PDF資料
PDF描述
ICSSSTUBF32866A 25-Bit Configurable Registered Buffer for DDR2
ICSSSTUBF32866Az(LF)T 25-Bit Configurable Registered Buffer for DDR2
ICSSSTUF32864A 25-Bit Configurable Registered Buffer for DDR2
ICSSSTUF32864AYHLF-T 25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857CG-T DDR 14-Bit Registered Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUBF32866A 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUBF32866AZ(LF)T 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUF32864A 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUF32864AYHLF-T 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer