參數(shù)資料
型號(hào)： IDT77105
廠商： Integrated Device Technology, Inc.
英文描述： PHY (TC-PMD) for 25.6 Mbps ATM Networks
中文描述： 物理層（增距鏡TC - PMD）的25.6 Mbps的ATM網(wǎng)絡(luò)
文件頁(yè)數(shù)： 6/24頁(yè)
文件大?。?/td> 335K
代理商： IDT77105
6 of 24
September 11, 2000
IDT77105
Functional Description
25MbpsATM Communications Standard
The IDT77105 implements the physical layer standard for 25.6Mbps
ATM network communications. The physical layer is divided into a Phys-
ical Media Dependent sub layer (PMD) and Transmission Convergence
(TC) sub layer. The PMD sub layer includes the functions for the trans-
mitter, receiver, and timing recovery that allow connection to transmis-
sion media conforming to TIA/EIA 568 (UTP Category 3). The TC sub
layer defines the line coding, scrambling, data framing and synchroniza-
tion, and is described below.
Transmission Convergence (TC) Sub Layer
Introduction
Under control of a switch interface or Segmentation and Reassembly
(SAR) unit, the 25.6Mbps ATM PHY accepts a 53-byte ATM cell, scram-
bles the data, appends a command byte to the beginning of the cell, and
encodes the entire 53 bytes before transmission. These data transfor-
mations ensure that the signal is evenly distributed across the frequency
spectrum. In addition, the serialized bit stream is NRZI coded. An 8kHz
timing sync pulse may be used for isochronous communications.
Data Structure and Framing
Each 53-byte ATM cell is preceded with a command byte. This byte
is distinguished by an escape symbol followed by one of 17 encoded
symbols. Together, this byte forms one of seventeen possible command
bytes. Three command bytes are defined:
1. X_X (read: 'escape' symbol followed by another 'escape'): Start-
of-cell with scrambler/descrambler reset.
2. X_4 ('escape' followed by '4'): Start-of-cell without scrambler/
descrambler reset.
3. X_8 ('escape' followed by '8'): 8kHz timing marker. This
command byte is generated when the 8kHz sync pulse is
detected, and has priority over all line activity (data or command
bytes). It is transmitted immediately when the sync pulse is
detected. When this occurs during a cell transmission, the data
transfer is temporarily interrupted on an octet boundary, and the
X_8 command byte is inserted. This condition is the only allowed
interrupt in an otherwise contiguous transfer.
Below is an illustration of the cell structure and command byte usage:
{X_X} {53-byte ATM cell} {X_4} {53-byte ATM {X_8} cell} ...
In the above example, the first ATM cell is preceded by the X_X start-
of-cell command byte which resets both the transmitter-scrambler and
receiver-descrambler pseudo-random nibble generators (PRNG) to their
initial states. The following cell illustrates the insertion of a start-of-cell
command without scrambler/descrambler reset. During this cell's trans-
mission, an 8kHz timing sync pulse triggers insertion of the X_8 8kHz
timing marker command byte.
Transmission Description
Refer to the 25Mbps PHY Transmit Block Diagram on the previous
page. Cell transmission begins with the Octet Interface Control:
!
The SAR (or other upstream system) confirms that the PHY may
accept transmit data by polling the TxFull flag. If this signal is
'high' (PHY xmit buffer not full), the SAR then asserts TxEnb.
!
The SAR then asserts TxSOC for one cycle of TxCLK, while
putting the first byte on the TxData bus. TxSOC is then
deasserted.
!
Following bytes are transmitted by putting them onto the TxData
bus while TxEnb is asserted.
!
4-bit data (MSB first) is asynchronously (to TxClk) sent to the
'Scrambler'.
Figure 1 Mbps TC Transmit Block Diagram 8. 25 Mbps PHY Xmit Block Diagram
Octet
Interface
Control,
HEC Gen. &
Insertion
8
TxData
Scrambler
4
Command
Byte
Insertion
4
PRNG
4
Scramble
Nibble
Next
Reset
TxSOC
TxClk
TxEnb
TxFull
4b/5b
Encoding
4
NRZI
Encoding
1
Tx +
Tx -
32MHz
Clock Input
TxRef
(8kHz)
3445 drw 03
2 Cells
相關(guān)PDF資料
PDF描述
IDT77155L155 PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77155 PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77155L155PX PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77301 UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
IDT77301L12PF UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT77105L25TFI 制造商:Integrated Device Technology Inc 功能描述:
IDT77155L155PX 制造商:INT_DEV_TECH 功能描述:
IDT77201L25PF 制造商:Integrated Device Technology Inc 功能描述:
IDT77211L155PQF 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP
IDT77V011L155DA 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*