參數(shù)資料
型號: IDT77301
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
中文描述: 128 X 9 OTHER FIFO, 8 ns, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
文件頁數(shù): 1/29頁
文件大?。?/td> 342K
代理商: IDT77301
2001 Integrated Device Technology, Inc.
1
DSC-3240/3
!"#" $!%&!'
())&!")*&+
The IDT77301 UtopiaFIFO is a high-speed, low power single input
port supplying four demultiplexing FIFO output ports. Each of the four
output synchronous (clocked) FIFOs are 64 words (128 bytes) in depth.
Data is written to the input port in “cells” (fixed length data packets). The
cell size is programmable from16 bytes to 128 bytes.
The input port can be configured to support 9-bit or 18-bit wide data
buses. (Multiple 77301’s can be configured to handle 32 and 64-bit buses
with no additional logic.)
There are four routing methods that can be used to transfer data to the
77301. Two methods use out-band routing for the port selection, which
requires use of the Address Location bus. The remaining two methods
support in-band routing, which uses the Address Location bus in conjunc-
tion with the Data bus for port selection. Utopia 2 signaling supports single
cell transfers to single output ports, but the 77301 also offers a proprietary
multicasting protocol. Multicasting enables a single cell to be transferred
simultaneously to multiple selected output ports.
The four output ports can be configured as 9-bit or 4-bit wide data
buses. (18-bit wide buses can be supported with multiple 77301’s with no
)!&)*,
Data transfers on fixed cell sizes
Programmable cell size
One input port to four output ports
Four Independent output 128 x 9 FIFO Queues
Selectable eighteen bit or nine bit input bus
Selectable eight/nine bit or four bit output buses
Programmable chip Identification
“UtopiaTx” level 2 compliant input interface signaling
“UtopiaTx” level 1 compliant output interface signaling
Separate clocks for input and output
Selectable In-band or Out-band routing
Multicast capability
Data clock rates to 62.5 MHz, 10ns access time
Building Block Implementation allows up to 32 output channels with
a 18, 36 or 64-bit input bus
Four 562 Mbps output channels can be derived froma single
1.1256 Gbps input channel with no additional glue logic
100-pin TQPF package
CONTROL
REGISTER
128 BYTE
FIFO
SOCS - a
- a
CLAVS - a
Data - a (D0-D8)
128 BYTE
FIFO
128 BYTE
FIFO
128 BYTE
FIFO
RMS
MAS
BSS
3240 drw 01
SOCR
CLAVR
Data (D0-D17)
WCLK
MSE
BNE
SCLK
SDI/P_ID0
RCLK
ADR (0-4)
SOCS - b
- b
CLAVS - b
Data - b (D0-D8)
SOCS - c
- c
CLAVS - c
Data - c (D0-D8)
SOCS - d
- d
CLAVS - d
Data - d (D0-D8)
相關(guān)PDF資料
PDF描述
IDT77301L12PF UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
IDT77301L12PFI UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
IDT77305 UTOPIAFIFO 4 PORT MULTIPLEXER FIFO
IDT77911 Octal Transceivers And Line/MOS Drivers With 3-State Outputs 20-PDIP -40 to 85
IDT77914 NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT77V011L155DA 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應(yīng)用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V011L155DA8 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應(yīng)用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V106L25TF 制造商:Integrated Device Technology Inc 功能描述:
IDT77V106-L25TFI 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET TRANSCEIVER, 64 Pin, Plastic, QFP
IDT77V252L155PG 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP