參數(shù)資料
型號(hào)： IDT82V3010
廠商： Integrated Device Technology, Inc.
英文描述： T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
中文描述： T1/E1/OC3電信時(shí)鐘發(fā)生器，雙基準(zhǔn)輸入
文件頁(yè)數(shù)： 7/31頁(yè)
文件大?。?/td> 355K
代理商： IDT82V3010
IDT82V3010
T1/E1/OC3 Telecom Clock Generator with Dual Reference Inputs
Pin Description
7
June 19, 2006
1
PIN DESCRIPTION
Name
Type
Pin Number
Description
V
SS
Power
12, 18, 27
38, 47
Ground.
0 V. All V
SS
pins should be connected to the ground.
3.3 V Digital Power Supply.
Refer to
“2.11 Power Supply Filtering Techniques”
.
3.3 V Analog Power Supply.
Refer to
“2.11 Power Supply Filtering Techniques”
.
Oscillator Master Clock Input.
This pin is connected to a clock source.
Reference Input 0 and Reference Input 1.
These are two input reference sources (falling edge of 8 kHz, 1.544 MHz and 2.048 MHz or rising edge of 19.44
MHz) used for synchronization. The IN_sel pin determines which one of the two reference inputs to be used. See
Table - 4
for details.
The frequency of the reference inputs can be 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz. These two pins are
internally pulled up to V
DDD
.
Input Reference Selection.
A logic low at this pin selects Reference Input 0 (Fref0) and a logic high at this pin selects Reference Input 1 (Fref1).
The logic level on this input is gated in by the rising edges of F8o. This Pin is internally pulled down to V
SS
.
Frequency Selection Inputs for Fref0.
These two inputs select one of the four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) for the
Reference Input 0 (Fref0). See
Table - 2
for details.
Frequency Selection Inputs for Fref1.
These two inputs select one of the four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) for the
Reference Input 1 (Fref1). These two pins are internally pulled down to V
ss
. See
Table - 3
for details.
Mode Selection Inputs.
These two inputs determine the operating mode of the IDT82V3010 (Normal, Holdover or Freerun). See
Table - 1
for
details.
The logic levels on these two pins are gated in by the rising edges of F8o. These two pins are internally pulled down
to V
SS
.
Reset Input.
Pulling this pin to logic low for at least 300 ns will reset the IDT82V3010. While the
RST
pin is low, all framing and
clock outputs are at logic high.
To ensure proper operation, the device must be reset after it is powered up.
TIE Control Block Reset.
Pulling this pin to logic low for at least 300 ns will reset the TIE (Maximum Time Interval Error) control block and
result in a realignment of the output phase with the input phase. This pin is internally pulled up to V
DDD
.
TIE Control Block Enable.
A logic high at this pin enables the TIE control block while a logic low disables it. The logic level on this input is gated
in by the rising edges of F8o. This pin is internally pulled down to V
ss
.
Fast Lock Mode Enable.
When this pin is set to logic high, the DPLL will quickly lock to the input reference within 500 ms.
Lock Indicator.
This output pin will go high when the DPLL is frequency locked to the input reference.
Holdover Indicator.
This output pin will go high whenever the DPLL enters Holdover mode.
Normal Indicator.
This output pin will go high whenever the DPLL enters Normal mode.
Freerun Indicator.
This output pin will go high whenever the DPLL enters Freerun mode.
Frequency Out-of-range Indicator for Fref0.
A logic high at this pin indicates that Fref0 is off the nominal frequency by more than ±12 ppm.
Frequency Out-of-range Indicator for Fref1.
A logic high at this pin indicates that Fref1 is off the nominal frequency by more than ±12 ppm.
V
DDD
Power
13, 19, 26
V
DDA
Power
37, 48
OSCi
(CMOS) I
50
Fref0
Fref1
I
5
6
IN_sel
I
11
F0_sel0
F0_sel1
I
9
10
F1_sel0
F1_sel1
I
35
34
MODE_sel0
MODE_sel1
I
1
2
RST
I
4
TCLR
I
3
TIE_en
I
56
FLOCK
I
45
LOCK
(CMOS) O
44
HOLDOVER
(CMOS) O
52
NORMAL
(CMOS) O
46
FREERUN
(CMOS) O
51
MON_out0
O
7
MON_out1
O
8
C19POS
C19NEG
(LVDS) O
21
22
19.44 MHz Clock Output (LVDS Level).
This pair of outputs is used for OC3/STS3 applications.
相關(guān)PDF資料
PDF描述
IDT82V3010PV T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
IDT82V3010PVG T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
IDT82V3255 WAN PLL
IDT82V3255DK WAN PLL
IDT82V3255DKG WAN PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3010PV 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
IDT82V3010PVG 功能描述:IC PLL WAN 51/E1/OC3 DUAL 56SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3010PVG8 功能描述:IC PLL WAN 51/E1/OC3 DUAL 56SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3011 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3011PV 制造商:INT_DEV_TECH 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*