參數(shù)資料
型號(hào)： IDT89HPES8T5ZHBCG
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 29/31頁
文件大?。?/td> 0K
描述： IC PCI SW 8LANE 5PORT 324-BGA
標(biāo)準(zhǔn)包裝： 84
系列： PRECISE™
類型： PCI Express 開關(guān) - Gen1
應(yīng)用： 服務(wù)器，儲(chǔ)存，通信，嵌入式，消費(fèi)品
安裝類型： 表面貼裝
封裝/外殼： 324-LBGA
供應(yīng)商設(shè)備封裝： 324-CABGA（19x19）
包裝： 托盤
其它名稱： 89HPES8T5ZHBCG
7 of 31
March 27, 2008
IDT 89HPES8T5 Data Sheet
Signal
Type
Name/Description
CCLKDS
I
Common Clock Downstream. When the CCLKDS pin is asserted, it indi-
cates that a common clock is being used between the downstream device
and the downstream port.
CCLKUS
I
Common Clock Upstream. When the CCLKUS pin is asserted, it indi-
cates that a common clock is being used between the upstream device and
the upstream port.
MSMBSMODE
I
Master SMBus Slow Mode. The assertion of this pin indicates that the
master SMBus should operate at 100 KHz instead of 400 kHz. This value
may not be overridden.
PERSTN
I
Fundamental Reset. Assertion of this signal resets all logic inside the
PES8T5 and initiates a PCI Express fundamental reset.
RSTHALT
I
Reset Halt. When this signal is asserted during a PCI Express fundamental
reset, the PES8T5 executes the reset procedure and remains in a reset
state with the Master and Slave SMBuses active. This allows software to
read and write registers internal to the device before normal device opera-
tion begins. The device exits the reset state when the RSTHALT bit is
cleared in the SWCTL register by an SMBus master.
SWMODE[3:0]
I
Switch Mode. These configuration pins determine the PES8T5 switch
operating mode. These pins should be static and not change after the
negation of PERSTN.
0x0 - Normal switch mode
0x1 - Normal switch mode with Serial EEPROM initialization
0x2 - through 0xF Reserved
Table 5 System Pins
Signal
Type
Name/Description
JTAG_TCK
I
JTAG Clock. This is an input test clock used to clock the shifting of data
into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
independent of the system clock with a nominal 50% duty cycle.
JTAG_TDI
I
JTAG Data Input. This is the serial data input to the boundary scan logic or
JTAG Controller.
JTAG_TDO
O
JTAG Data Output. This is the serial data shifted out from the boundary
scan logic or JTAG Controller. When no data is being shifted out, this signal
is tri-stated.
JTAG_TMS
I
JTAG Mode. The value on this signal controls the test mode select of the
boundary scan logic or JTAG Controller.
JTAG_TRST_N
I
JTAG Reset. This active low signal asynchronously resets the boundary
scan logic and JTAG TAP Controller. An external pull-up on the board is
recommended to meet the JTAG specification in cases where the tester
can access this signal. However, for systems running in functional mode,
one of the following should occur:
1) actively drive this signal low with control logic
2) statically drive this signal low with an external pull-down on the board
Table 6 Test Pins
相關(guān)PDF資料
PDF描述
IDTAMB0780L4RJ IC MEMORY BUFFER ADV DIMM 655BGA
IDTHS231P16NDGI IC SWITCH DUAL SPST 16QFN
IDTQS33X257Q1G IC MUX/DEMUX QUAD 1X2 48QVSOP
IDTQS4A101QG IC SWITCH QUAD SPST 16QSOP
IDTQS4A105QG IC SWITCH DUAL 4PST 20QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT89HT0808PYAAB 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA
IDT89HT0808PYAABG 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA
IDT89HT0808PYAABG8 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA
IDT89HT0808PYAABGI 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA
IDT89HT0808PYAABGI8 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*