- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69003 > IDTQS5LV919-133J (INTEGRATED DEVICE TECHNOLOGY INC) 5LV SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDTQS5LV919-133J |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 5LV SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 111K |
| 代理商： | IDTQS5LV919-133J |
1
INDUSTRIALTEMPERATURERANGE
QS5LV919
3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
R
D
Q
Q0
R
D
Q
Q1
R
D
Q
Q2
R
D
Q
Q3
R
D
Q
Q4
R
D
Q
Q5
R
D
Q
Q/2
Q
OE/RST
0
1
0
/2
VCO
LO O P
FILTER
PH ASE
DETECTO R
1
0
FREQ _SEL
REF_SEL
LO CK
FEEDBACK
SYNC0
SYNC1
PLL_EN
2xQ
PE
FEBRUARY 2006
2006
Integrated Device Technology, Inc.
DSC-5820/7
c
QS5LV919
INDUSTRIAL TEMPERATURE RANGE
3.3V LOW SKEW CMOS PLL
CLOCK DRIVER WITH
INTEGRATED LOOP FILTER
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
The QS5LV919 Clock Driver uses an internal phase locked loop
(PLL) to lock low skew outputs to one of two reference clock inputs.
Eight outputs are available: 2xQ, Q0-Q4, Q5, Q/2. Careful layout and
design ensure < 300 ps skew between the Q0-Q4, and Q/2 outputs.
The QS5LV919 includes an internal RC filter which provides excellent
jitter characteristics and eliminates the need for external components.
Various combinations of feedback and a divide-by-2 in the VCO path
allow applications to be customized for linear VCO operation over a
wide range of input SYNC frequencies. The PLL can also be disabled
by the PLL_EN signal to allow low frequency or DC testing. The LOCK
output asserts to indicate when phase lock has been achieved. The
QS5LV919 is designed for use in high-performance workstations, multi-
board computers, networking hardware, and mainframe systems. Sev-
eral can be used in parallel or scattered throughout a system for guar-
anteed low skew, system-wide clock distribution networks.
For more information on PLL clock driver products, see Application
Note AN-227.
FEATURES:
3.3V operation
JEDEC compatible LVTTL level outputs
Clock inputs are 5V tolerant
< 300ps output skew, Q0–Q4
2xQ output, Q outputs,
Q output, Q/2 output
Outputs 3-state and reset while OE/
RST low
PLL disable feature for low frequency testing
Internal loop filter RC network
Functional equivalent to MC88LV915, IDT74FCT388915
Positive or negative edge synchronization (
PE)
Balanced drive outputs ±24mA
160MHz maximum frequency (2xQ output)
Available in QSOP and PLCC packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L4960 | 2.5 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM7 |
| L4960H | 2.5 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM7 |
| L4971 | 3 A SWITCHING REGULATOR, 300 kHz SWITCHING FREQ-MAX, PDIP8 |
| L4971D | 3 A SWITCHING REGULATOR, 300 kHz SWITCHING FREQ-MAX, PDSO16 |
| L4971D013TR | 3 A SWITCHING REGULATOR, 300 kHz SWITCHING FREQ-MAX, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTQS74153ATQ | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED CMOS DUAL 4-INPUT MULTIPLEXER |
| IDTQS74153ATSO | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED CMOS DUAL 4-INPUT MULTIPLEXER |
| IDTQS74153CTQ | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED CMOS DUAL 4-INPUT MULTIPLEXER |
| IDTQS74153CTSO | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED CMOS DUAL 4-INPUT MULTIPLEXER |
| IDTQS74253ATQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Input Digital Multiplexer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。