參數(shù)資料
型號: IMST425-J25S
元件分類: 32位微控制器
英文描述: 32-Bit Microprocessor
中文描述: 32位微處理器
文件頁數(shù): 16/74頁
文件大?。?/td> 563K
代理商: IMST425-J25S
IMS T400
/ 74
16
256K
Dynamic
RAM
4
256K
Dynamic
RAM
4
4
256K
Dynamic
RAM
ClockIn
(5MHz)
Link0In
notMemWrB2
notMemWrB1
notMemWrB0
notMemRd
notMemS3
notMemS2
notMemS1
notMemS0
notRAS
notCAS
notOE
CapPlus
CapMinus
256K
Dynamic
RAM
4
M
M
M
M
M
M
M
M
M
M
M
Link0Out
Link1In
Link1Out
MemConfig
As Link0
56R
GND
IMS
T400
Column
address
latch
Row/
column
address
multiplexor
notMemWrB3
VDD
GND
100K
M
Figure 5.2
IMS T400 dynamic RAM application
5.1.10
MemReq, MemGranted
Direct memory access (DMA) can be requested at any time by driving the asynchronous
MemReq
input
high.
MemGranted
follows the timing of the bus being tristated and can be used to signal to the device
requesting the DMAthat it has control of the bus.Note that
MemGranted
changes on the falling edge of
ProcClockOut
and can therefore be sampled to establish control of the bus on the rising edge of
ProcClockOut
.
5.1.11
MemConfig
MemConfig
is aninput pin used toreadconfiguration datawhen setting external memory interface(EMI)
characteristics.
5.1.12
ProcClockOut
This clock is derived from the internal processor clock, which is in turn derived from
ClockIn
. Its period
is equal to one internal microcode cycle time, and can be derived from the formula
TPCLPCL
=
TDCLDCL
/
PLLx
where
TPCLPCL
is the
ProcClockOut Period
,
TDCLDCL
is the
ClockIn Period
and
PLLx
is the phase
lock loop factor for the relevant speed part, obtained from the ordering details (Ordering section).
相關PDF資料
PDF描述
IMST425-X25S 32-Bit Microprocessor
IMST800C-G17S Peripheral IC
IMST800C-G20S Peripheral IC
IMST800C-G30S Peripheral IC
IMST805-F20E 32-Bit Microprocessor
相關代理商/技術參數(shù)
參數(shù)描述
IMST425-X25S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IMST800C-G17S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
IMST800C-G20S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
IMST800C-G30S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
IMST801 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IMST801 TRANSPUETR