- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > Intel387 sx (Intel Corp.) SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) PDF資料下載
參數(shù)資料
| 型號： | Intel387 sx |
| 廠商： | Intel Corp. |
| 英文描述： | SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| 中文描述： | 山西數(shù)學(xué)協(xié)處理器（32位數(shù)學(xué)協(xié)處理器） |
| 文件頁數(shù)： | 22/47頁 |
| 文件大?。?/td> | 443K |
| 代理商： | INTEL387 SX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Intel387
TM
SX MATH COPROCESSOR
4.1 Signal Description
In the following signal descriptions, the Intel387 SX
Math CoProcessor pins are grouped by function as
shown by Table 4-1. Table 4-1 lists every pin by its
identifier, gives a brief description and lists some of
its characteristics (Refer to Figure 1-1 and Table 1-1
for pin configuration).
All output signals can be tri-stated by driving STEN
inactive. The output buffers of the bi-directional data
pins D15–D0 are also tri-state; they only leave the
floating state during read cycles when the Math Co-
Processor is selected.
4.1.1 Intel386 CPU CLOCK 2 (CPUCLK2)
This input uses the CLK2 signal of the CPU to time
the bus control logic. Several other Math CoProces-
sor signals are referenced to the rising edge of this
signal. When CKM
e
1 (synchronous mode) this pin
also clocks the data interface and control unit and
the floating point unit of the Math CoProcessor. This
pin requires CMOS-level input. The signal on this pin
is divided by two to produce the internal clock signal
CLK.
4.1.2 Intel387 MATH COPROCESSOR CLOCK 2
(NUMCLK2)
When CKM
e
0 (asynchronous mode), this pin pro-
vides the clock for the data interface and control unit
and the floating point unit of the Math CoProcessor.
In this case, the ratio of the frequency of NUMCLK2
to the frequency of CPUCLK2 must lie within the
range 10:16 to 14:10 and the maximum frequency
must not exceed the device specifications. When
CKM
e
1 (synchronous mode), signals on this pin
are ignored: CPUCLK2 is used instead for the data
interface and control unit and the floating point unit.
This pin requires CMOS level input and should be
tied low if not used.
Table 4-1. Pin Summary
Pin Name
Function
Active State
Input/
Output
Referenced
To . . .
Execution Control
CPUCLK2
NUMCLK2
CKM
RESETIN
Microprocessor Clock2
Math CoProcessor Clock2
Math CoProcessor Clock Mode
System Reset
I
I
I
I
High
CPUCLK2
Math CoProcessor Handshake
PEREQ
BUSY
Y
ERROR
Y
Processor Request
Busy Status
Error Status
High
Low
Low
O
O
O
CPUCLK2
CPUCLK2
NUMCLK2
Bus Interface
D15–D0
W/R
Y
ADS
Y
READY
Y
READYO
Y
Data Pins
Write/Read Bus Cycle
Address Strobe
Bus Ready Input
Ready Output
I/O
I
I
I
O
CPUCLK2
CPUCLK2
CPUCLK2
CPUCLK2
CPUCLK2
High/Low
Low
Low
Low
Chip/Port Select
STEN
NPS1
Y
NPS2
CMD0
Y
Status Enable
Numerics Select
Y
1
Numerics Select
Y
2
Command
High
Low
High
Low
I
I
I
I
CPUCLK2
CPUCLK2
CPUCLK2
CPUCLK2
Power and Ground
V
CC
V
SS
System Power
System Ground
22
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| INTEL486 GX | Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器) |
| INTEL486 SX | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
| INTEL82801 | 82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | Firmware Hub (FWH) |
| INTELDX2 | High-Performance 32-Bit Embedded Processor(高性能32位嵌入式處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
| INTEL82801 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Firmware Hub (FWH) |
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。