ISL12023
28
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6682.3
December 6, 2011
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products
address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks.
Intersil's product families address power management and analog signal processing functions. Go to
www.intersil.com/products for a
complete list of Intersil product families.
For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest revision.
DATE
REVISION
CHANGE
10/19/2011
FN6682.3
On
page 3, IDD1 at 3V/5V limits changed to 15/14A
On
page 4, added VDDSR+ with TYP value of 0.05V/ms and referenced Note 14.
On
page 9 VDD, GND pin: added “The VDD Negative and VDD Positive Slew Rate specifications have to be
observed."
On
page 13, under Oscillator Fail Bit: changed text to: “Oscillator Fail Bit indicates that the oscillator has
failed. The oscillator frequency is either zero or very far from the desired 32.768kHz due to failure, PC board
contamination, or mechanical issues.”
On
page 13, under Daylight Savings Time Change Bit, removed “DSTADJ can be set to “1” for instances
where the RTC device is initialized during the DST Forward period.” and added “It is read-only and cannot be
written. Setting time during a DST forward period will not set this bit to “1”.”
On
page 18, Table
20, FDTR column head changed from <2:0> to <4:0>
On
page 24, added Power Supply Considerations section.