參數(shù)資料
型號： ISL3873AIK-TK
廠商： INTERSIL CORP
元件分類： 微控制器/微處理器
英文描述： JT 32C 32#20 PIN WALL RECP
中文描述： 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192
封裝： 14 X 14 MM, PLASTIC, BGA-192
文件頁數(shù)： 37/42頁
文件大?。?/td> 778K
代理商： ISL3873AIK-TK
37
CONFIGURATION REGISTER ADDRESS 30 (3Ch) R/W CARRIER SENSE 2 SCALE FACTOR
Bits 7:6
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 5:0
Carrier Sense 2 (CS2) scale factor (0-7.875 range) (000000 - 111111).
CONFIGURATION REGISTER 31 ADDRESS (3Eh) TX POWER CONTROL
Bits 7:1
Sets the transmit power. 7 bits to DAC input, -64 to 63 range.
Note: rising edge of TXPE is required for value in CR 31 to be applied to DAC.
Bit 0
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
CONFIGURATION REGISTER 32 ADDRESS (40h) R/W TEST MODES 1
Bit 7
Selection bit for DAC input test mode 7.
0 = Barker.
1 = Low rate I/Q samples.
Bit 6
force high rate mode.
0 = normal.
1 = force high rate mode.
Bit 5
Length Field counter.
0 = disable (802.11 systems, length field is in microseconds, not bits).
1 = enabled - counts bits, resets RX.
Bit 4
Tristate test bus and enable inputs.
0 = Normal.
1 = enable inputs on test bus.
Bit 3
Disable spread sequence for 1 and 2Mbps.
0 = Normal.
1 = disabled.
Bit 2
Disable scrambler.
0 = normal scrambler operation.
1 = scrambler disabled (taps set to 0).
Bit 1
PN generator enable (RX 44MHz clock). For factory test only.
0 = not enabled.
1 = enabled. Bit must first be written to a ‘0’ before a ‘1’ to initialize logic.
Bit 0
PN generator enable (RX 22MHz clock). For factory test only.
0 = not enabled.
1 = enabled. Bit must first be written to a ‘0’ before a ‘1’ to initialize logic.
CONFIGURATION REGISTER ADDRESS 33 (42h) R/W TEST MODES 2
Bit 7
Coherent AGC disable.
0 = normal, enabled.
1 = disable.
Bit 6
Time Tracking Mode.
0 = enable detection of the Service field bit showing that the carrier and bit timing are locked to the same oscillator.
1 = disable detection and force locked time tracking.
Note. for automatic locked time tracking operation, bit 2 of the received Service field as well as bit 2 of CR6 of the receiver
must be a “1”.
Bit 5
DC offset compensation control. Final digital DC input offset compensation.
0 = enable DC offset compensation.
1 = disable DC offset compensation.
Bit 4
Bypass I/Q A/Ds.
0 = disable bypass.
1 = 4 MSBs of I/Q data are input on test bus. TESTin 3:0 is [5:2], TESTin 7:4 is Q[5:2], LSBs are zeroed.
Bit 3
disable time adjust during packet. Note: this turns off bit tracking.
0 = normal.
1 = time tracking disabled (overrides bit 6 also).
ISL3873A
相關(guān)PDF資料
PDF描述
ISL3873A Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3873AIK RES 0805 1/8W 5% 1.2KOHM
ISL3874IK96 Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
ISL3874 Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
ISL3874IK Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL3873BIK 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述:
ISL3873BIK-TK 制造商:Intersil Corporation 功能描述:1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192
ISL3873IK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3873IK96 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3874 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*