參數(shù)資料
型號: ISL3873AIK-TK
廠商: INTERSIL CORP
元件分類: 微控制器/微處理器
英文描述: JT 32C 32#20 PIN WALL RECP
中文描述: 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192
封裝: 14 X 14 MM, PLASTIC, BGA-192
文件頁數(shù): 39/42頁
文件大?。?/td> 778K
代理商: ISL3873AIK-TK
39
CONFIGURATION REGISTER ADDRESS 41 (52h) R/W PREAMBLE/HEADER LEAD COEFFICIENT
Bit 7:6
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 5:0
Preamble Lead Coefficient (0-4 range) (000000 - 100000).
CONFIGURATION REGISTER ADDRESS 42 (54h) R/W PREAMBLE/HEADER LAG COEFFICIENT
Bit 7:6
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 5:0
Preamble Lag Coefficient (0-4 range) (000000 - 100000).
CONFIGURATION REGISTER ADDRESS 43 (56h) R/W MPDU LEAD COEFFICIENT
Bit 7:6
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 5:0
Header Lead Coefficient (0-4 range) (000000 - 100000).
CONFIGURATION REGISTER ADDRESS 44 (58h) R/W MPDU LAG COEFFICIENT
Bit 7:6
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 5:0
Header Lag Coefficient (0-4 range) (000000 - 100000).
CONFIGURATION REGISTER ADDRESS 45 (5Ah) R/W FALSE ALARM RATE OF SQ1
Bits 7:0
False alarm rate of SQ1. Enable/disable with CR47 bit 7.
Rate = N*32/2^16. For example 01h = 0.05% False Alarm Rate (FAR) and 10h = 0.78% FAR.
CONFIGURATION REGISTER ADDRESS 46 (5Ch) R/W ACQUISITION TIMELINE
Bit 7
Long Preamble timeline disable.
0 = enable long preamble timeline processing.
1 = disable long preamble timeline processing (process all preambles as if short).
Bit 6
Long Preamble timeline diversity metric selection.
0 = H factors.
1 = RSSI.
Bits 5:0
SQ1 threshold #2, range 0 to 7.875. (000.00 - 111.111).
Used for verify cycle.
CONFIGURATION REGISTER ADDRESS 47 (5Eh) R/W ACQUISITION THRESHOLDS
Bit 7
Disable False alarm Rate Processing.
0 = Enable, SQ1 #1 threshold is adjusted in real time by FAR logic.
1 = Disable, SQ1 #1 threshold is set to value of CR 47 (5:0).
Bit 6
ED and SQ1 control for acquisition.
0 = SQ1.
1 = ED and SQ1.
Bits 5:0
SQ1 threshold #1, range 0 to 7.875. (000.00 - 111.111).
Used for initial detect and initial setting for FAR.
CONFIGURATION REGISTER ADDRESS 48 (60h) R/W SCRAMBLER SEED, LONG PREAMBLE
Bit 7
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 6:0
Scrambler seed for long preamble. Bit 3 of CR5 selects CR48 or CR49.
CONFIGURATION REGISTER ADDRESS 49 (62h) R/W SCRAMBLER SEED AND READ ONLY REGISTER MUX CONTROL
Bit 7
Read only register mux control.
0 = READ ONLY registers read ‘b’ value.
1 = READ ONLY registers read ‘a(chǎn)’ value.
Bits 6:0
Scrambler seed for short preamble. Bit 3 of CR5 selects CR48 or CR49.
CONFIGURATION REGISTER ADDRESS 50 (64h) R TEST BUS READ
Bit 7:0
a&b: reads value on test bus.
ISL3873A
相關(guān)PDF資料
PDF描述
ISL3873A Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3873AIK RES 0805 1/8W 5% 1.2KOHM
ISL3874IK96 Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
ISL3874 Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
ISL3874IK Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL3873BIK 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述:
ISL3873BIK-TK 制造商:Intersil Corporation 功能描述:1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192
ISL3873IK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3873IK96 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor
ISL3874 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI