- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383129 > ISL3873AIK-TK (INTERSIL CORP) JT 32C 32#20 PIN WALL RECP PDF資料下載
參數(shù)資料
| 型號： | ISL3873AIK-TK |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | JT 32C 32#20 PIN WALL RECP |
| 中文描述： | 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192 |
| 封裝： | 14 X 14 MM, PLASTIC, BGA-192 |
| 文件頁數(shù)： | 4/42頁 |
| 文件大小： | 778K |
| 代理商： | ISL3873AIK-TK |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
4
MAC Radio Interface and General Purpose Port Pins
PIN NAME
PIN I/O TYPE
DESCRIPTION OF FUNCTION
(IF OTHER THAN I/O PORT)
PJ4
CMOS BiDir, 2mA
PE1
PJ5
CMOS BiDir, 2mA, 50K Pull Up
LE_IF
PJ6
CMOS BiDir, 2mA
LED1
PJ7
CMOS BiDir, 2mA, 50K Pull Up
RADIO_PE
PK0
CMOS BiDir, 2mA, ST, 50K Pull Down
LE_RF
PK1
CMOS BiDir, 2mA, 50K Pull Down
SYNTHCLK
PK2
CMOS BiDir, 2mA, 50K Pull Down
SYNTHDATA
PK3
CMOS BiDir, 2mA
PA_PE
PK4
CMOS BiDir, 2mA
PE2
PK7
CMOS BiDir, 2mA
CAL_EN
PL3
CMOS BiDir, 2mA
TR_SW_BAR
PL7
CMOS BiDir, 2mA, Pull Down
TR_SW
SERIAL EEPROM PORT PINS
PIN NAME
PIN I/O TYPE
DESCRIPTION
PJ0
CMOS BiDir
SCLK, Serial Clock
PJ1
CMOS BiDir, 50K Pull Down
SD, Serial Data Out
PJ2
CMOS BiDir, 50K Pull Down
MISO, Serial Data IN
TCLKIN (CS_)
CMOS BiDir
CS_, Chip Select
Clocks Port Pins
PIN NAME
PIN I/O TYPE
DESCRIPTION
CLKIN
CMOS Input, 50K Pull Down
External Clock Input to MCLK prescaler (at >= 2X Desired MCLK
Frequency, Typically 44-48MHz)
XTALIN
Analog Input
32.768kHz Crystal Input
XTALOUT
CMOS Output, 2mA
32.768kHz Crystal Output
CLKOUT
CMOS, TS Output, 2mA
Internal Clock Output (Selectable as MCLK, TCLK, or TOUT0)
BBP_CLK
Input
Baseband Processor Clock. The nominal frequency for this clock is
44MHz. This is used internally to generate divide by 2 and 4 for the
transceiver clock
Baseband Processor Receiver Port Pins
PIN NAME
PIN I/O TYPE
DESCRIPTION
RX_IF_AGC
O
Analog drive to the IF AGC control
RX_RF_AGC
O
Drive to the RF AGC stage attenuator. CMOS digital
RX_IF_DET
I
Analog input to the receive power A/D converter for AGC control
RXI,
±
RXQ,
±
I
Analog input to the internal 6-bit A/D of the In-phase received data. Balanced differential 10+/11-
I
Analog input to the internal 6-bit A/D of the Quadrature received data. Balanced differential 13+/14-
Baseband Processor Transmitter Port Pins
PIN NAME
PIN I/O TYPE
DESCRIPTION
TX_AGC_IN
I
Input to the transmit power A/D converter for transmit AGC control
TX_IF_AGC
O
Analog drive to the transmit IF power control
TXI
±
O
TX Spread baseband I digital output data. Data is output at the chip rate. Balanced differential 23+/24-
TXQ
±
O
TX Spread baseband Q digital output data. Data is output at the chip rate. Balanced differential
29+/30-
ISL3873A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL3873A | Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873AIK | RES 0805 1/8W 5% 1.2KOHM |
| ISL3874IK96 | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL3874 | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL3874IK | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL3873BIK | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: |
| ISL3873BIK-TK | 制造商:Intersil Corporation 功能描述:1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192 |
| ISL3873IK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873IK96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3874 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。