參數(shù)資料
型號(hào): ISL54101CQZ
廠商: Intersil
文件頁數(shù): 3/21頁
文件大?。?/td> 0K
描述: IC RGEN MUX TMDS 1:1 128-MQFP
標(biāo)準(zhǔn)包裝: 330
應(yīng)用: 多媒體顯示器,測(cè)試設(shè)備
接口: I²C
電源電壓: 3 V ~ 3.6 V
封裝/外殼: 128-BFQFP
供應(yīng)商設(shè)備封裝: 128-MQFP(14x20)
包裝: 托盤
安裝類型: 表面貼裝
11
FN6275.5
June 4, 2008
0x04
Termination Control (0x00)
0
Data Termination A
0: Channel A TMDS Data inputs terminated into 50
Ω
(normal operation)
1: Channel A TMDS Data inputs terminated into 100
Ω (for
paralleled inputs)
1
Data Termination B
0: Channel B TMDS Data inputs terminated into 50
Ω
(normal operation)
1: Channel B TMDS Data inputs terminated into 100
Ω (for
paralleled inputs)
2
Data Termination C
0: Channel C TMDS Data inputs terminated into 50
Ω
(normal operation)
1: Channel C TMDS Data inputs terminated into 100
Ω (for
paralleled inputs)
3
Data Termination D
0: Channel D TMDS Data inputs terminated into 50
Ω
(normal operation)
1: Channel D TMDS Data inputs terminated into 100
Ω (for
paralleled inputs)
4
Clk Termination A
0: Channel A TMDS Clock inputs terminated into 50
Ω
(normal operation)
1: Channel A TMDS Clock inputs terminated into 100
Ω (for
paralleled inputs)
5
Clk Termination B
0: Channel B TMDS Clock inputs terminated into 50
Ω
(normal operation)
1: Channel B TMDS Clock inputs terminated into 100
Ω (for
paralleled inputs)
6
Clk Termination C
0: Channel C TMDS Clock inputs terminated into 50
Ω
(normal operation)
1: Channel C TMDS Clock inputs terminated into 100
Ω (for
paralleled inputs)
7
Clk Termination D
0: Channel D TMDS Data inputs terminated into 50
Ω
(normal operation)
1: Channel D TMDS Data inputs terminated into 100
Ω (for
paralleled inputs)
0x05
Output Options (0x00)
0
Tri-state Clock
Outputs
0: Normal Operation
1: Clock outputs tri-stated (allows another chip to drive the
output clock pins)
1
Tri-state Data
Outputs
0: Normal Operation
1: Data outputs tri-stated (allows another chip to drive the
output data pins)
2
Invert Output
Polarity
0: Normal Operation
1: The polarity of the TMDS data outputs is inverted
(+ becomes -, - becomes +). TMDS clock unchanged.
3
Reverse Output
Order
0: Normal Operation
1: CH0 data is output on CH2 and CH2 data is output on
CH0. No change to CH1.
0x06
Data Output Drive (0x00)
3:0
Transmit Current
Transmit Drive Current for data signals, adjustable in
0.125mA steps. Clock current is fixed at 10mA.
0x0: 10mA
0x8: 11mA
0xF: 11.875mA
7:4
Transmit
Pre-emphasis
Drive boost (in 0.125mA steps) added during first half of
each bit period for data signals. Clock signals do not have
pre-emphasis.
0x0: 0mA
0x8: 1mA
0xF: 1.875mA
Register Listing (Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL54100, ISL54101, ISL54102
相關(guān)PDF資料
PDF描述
ISL54103IHZ-T7A IC ACCELERATOR DDCA DUAL SOT23-5
ISL54105ACRZ IC TMDS REGENERATOR 72-QFN
ISL54105CRZ IC TMDS REGENERATOR 72-QFN
ISL54200IRZ-T IC USB SWITCH DUAL SPDT 10TDFN
ISL54205AIRZ-T IC SWITCH MP3/USB2.0 HS 10-TDFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL54101CQZ-EVALZ 制造商:Intersil Corporation 功能描述:TMDS REGENERATORS 128MQFP EP - Bulk
ISL54102ACQZ 功能描述:IC TMDS REGEN W/MUX 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL54102CQZ 功能描述:IC TMDS REGEN W/MUX 128MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL54103 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DDC Accelerator (DDCA)
ISL54103IHZ-T7 功能描述:接口 - 專用 ISL55016IRTZFREE DIF GAIN BLOCK(75OHM ZIN RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59