參數(shù)資料
型號: ISL54101CQZ
廠商: Intersil
文件頁數(shù): 9/21頁
文件大?。?/td> 0K
描述: IC RGEN MUX TMDS 1:1 128-MQFP
標(biāo)準(zhǔn)包裝: 330
應(yīng)用: 多媒體顯示器,測試設(shè)備
接口: I²C
電源電壓: 3 V ~ 3.6 V
封裝/外殼: 128-BFQFP
供應(yīng)商設(shè)備封裝: 128-MQFP(14x20)
包裝: 托盤
安裝類型: 表面貼裝
17
FN6275.5
June 4, 2008
planes and 100
Ω with respect to each other. Failure to
meet this requirement will increase reflections, shrinking
the available eye.
Avoid vias for all 3 high speed TMDS pairs. Vias add
inductance which causes a discontinuity in the
characteristic impedance of the trace. Keep all the traces
on the top (or the bottom) of the PCB. The TMDS clock
can have vias if necessary, since it is lower speed and less
critical. If you must use a via, ensure the vias are
symmetrical (put identical vias in both lines of the
differential pair).
For each TMDS channel, the trace lengths of the 3 TMDS
pairs (0, 1 and 2) should ideally be the same to reduce
inter channel skew introduced by the board.
The trace length of the clock pair is not critical at all.
Since the clock is only used as a frequency reference, its
phase/delay is inconsequential. In addition, since the
TMDS clock frequency is 1/10th the pixel rate, the clock
signal itself is much more noise-immune. So liberties
(such as vias and circuitous paths) can be taken when
routing the clock lines.
Minimize capacitance on all TMDS lines. The lower the
capacitance, the sharper the rise and fall times.
Maintain a constant, solid ground (or power) plane under
the 3 high speed TMDS signals. Do not route the signals
over gaps in the ground plane or over other traces.
Ideally each supply should be bypassed to ground with a
0.1F capacitor. Minimize trace length and vias to
minimize inductance and maximize noise rejection.
Figure 12 demonstrates a common but non-ideal PCB
layout and its equivalent circuit. The additional trace
resistance between the bypass capacitor and the power
supply/IC reduces its effectiveness. Figure 13
demonstrates a better layout. In this case there is still
series trace resistance (it is impossible to completely
eliminate it), but now it is being put to good use, as part of
a “T” filter, attenuating supply noise before it gets to the IC,
and reducing the amount of IC-generated noise that gets
injected into the supply. Follow the good supply bypassing
rules shown in Figure 13 to the extent possible.
CBYPASS
RTRACE
V
+
RTRACE
IC
V
+
GND
GROUND PLANE
POWER PLANE
CBYPASS
IC
V
+
GND
VIAS
TO
GND
VIA TO
POWER
PLANE
EQUIVALENT CIRCUIT
RVIA
FIGURE 12. SUB-OPTIMAL BYPASS CAPACITOR LAYOUT
FIGURE 13. OPTIMAL (“T”) BYPASS CAPACITOR LAYOUT
CBYPASS
RTRACE
V
+
RTRACE
IC
V
+
GND
GROUND PLANE
CBYPASS
IC
V
+
GND
VIAS
TO
GND
VIA TO
POWER
PLANE
EQUIVALENT CIRCUIT
POWER PLANE
RVIA
ISL54100, ISL54101, ISL54102
相關(guān)PDF資料
PDF描述
ISL54103IHZ-T7A IC ACCELERATOR DDCA DUAL SOT23-5
ISL54105ACRZ IC TMDS REGENERATOR 72-QFN
ISL54105CRZ IC TMDS REGENERATOR 72-QFN
ISL54200IRZ-T IC USB SWITCH DUAL SPDT 10TDFN
ISL54205AIRZ-T IC SWITCH MP3/USB2.0 HS 10-TDFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL54101CQZ-EVALZ 制造商:Intersil Corporation 功能描述:TMDS REGENERATORS 128MQFP EP - Bulk
ISL54102ACQZ 功能描述:IC TMDS REGEN W/MUX 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL54102CQZ 功能描述:IC TMDS REGEN W/MUX 128MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL54103 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DDC Accelerator (DDCA)
ISL54103IHZ-T7 功能描述:接口 - 專用 ISL55016IRTZFREE DIF GAIN BLOCK(75OHM ZIN RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59