15 FN7911.2 April 25, 2013 Theory of Operation Functional Description The ISLA224S is based upon a 14-bit, 250MSPS ADC converter core " />
參數(shù)資料
型號(hào)： ISLA224S25IR1Z
廠商： Intersil
文件頁(yè)數(shù)： 7/38頁(yè)
文件大?。?/td> 0K
描述： IC ADC
標(biāo)準(zhǔn)包裝： 1
系列： *
ISLA224S
15
FN7911.2
April 25, 2013
Theory of Operation
Functional Description
The ISLA224S is based upon a 14-bit, 250MSPS ADC converter
core that utilizes a pipelined successive approximation
architecture (see Figure 34). The input voltage is captured by a
Sample-Hold Amplifier (SHA) and converted to a unit of charge.
Proprietary charge-domain techniques are used to successively
compare the input to a series of reference charges. Decisions
made during the successive approximation operations determine
the digital code for each input value. Digital error correction is also
applied.
Power-On Calibration
The ADC core(s) perform a self-calibration at start-up. An internal
power-on-reset (POR) circuit detects the supply voltage ramps
and initiates the calibration when the analog and digital supply
voltages are above a threshold. The following conditions must be
adhered to for the power-on calibration to execute successfully:
A frequency-stable conversion clock must be applied to the
CLKP/CLKN pins
DNC pins must not be connected
SDO has an internal pull-up and should not be driven externally
RESETN is pulled low by the ADC internally during POR.
External driving of RESETN is optional.
SPI communications must not be attempted during
calibration, with the only exception of performing read
operations on the cal_done register at address 0xB6.
A user-initiated reset can subsequently be invoked in the event
that the above conditions cannot be met at power-up.
After the power supply has stabilized, the internal POR releases
RESETN and an internal pull-up pulls it high, which starts the
calibration sequence. If a subsequent user-initiated reset is
desired, the RESETN pin should be connected to an open-drain
driver with an off-state/high impedance state leakage of less
than 0.5mA to assure exit from the reset state so calibration can
start.
The calibration sequence is initiated on the rising edge of
RESETN, as shown in Figure 35. Calibration status can be
determined by reading the cal_status bit (LSB) at 0xB6. This bit is
‘0’ during calibration and goes to a logic ‘1’ when calibration is
complete. During calibration the JESD204 transmitter PLL is not
locked to the ADC sample clock, so the CML outputs will toggle at
an undetermined rate. Normal operation is resumed once
calibration is complete.
At 250MSPS the nominal calibration time is 280ms, while the
maximum calibration time is 550ms.
FIGURE 33. SERDES HISTOGRAM at 4.375Gbps
Typical Performance Curves
All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, TA = +25°C, AIN = -2dBFS,
fIN = 105MHz, fSAMPLE = 250MSPS. (Continued)
相關(guān)PDF資料
PDF描述
KAD2708C-27Q68 IC ADC 8BIT 275MSPS PAR 68-QFN
KAD2708L-27Q68 IC ADC 8BIT 275MSPS PAR 68-QFN
KAD2710C-27Q68 IC ADC 10BIT 275MSPS PAR 68-QFN
KAD2710L-21Q68 IC ADC 10BIT 210MSPS SGL 68-QFN
KAD5510P-25Q48 IC ADC 10BIT CMOS 250MSPS 48QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISLA224S25IR48EV1Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual 12-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC
ISLEM-BDGSTKEV1Z 制造商:Intersil Corporation 功能描述:DAQ ON A STICK, E-MICRO STRAIN GAUGE, EVAL BOARD 1, ROHS COM - Bulk 制造商:Intersil Corporation 功能描述:EVAL BOARD FOR STRAIN GAUGE
ISLI2C-KIT 制造商:Intersil Corporation 功能描述:ISLI2C - USB INTERFACE - Bulk
ISLN312AD3ST 制造商:Fairchild Semiconductor Corporation 功能描述:
ISLT1102 制造商:ISOCOM 制造商全稱:ISOCOM 功能描述:ISLT1102 ( Long Creepage )
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*