參數(shù)資料
型號： ISP1183BS,157
廠商： ST-ERICSSON
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQCC32
封裝： 5 X 5 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-617-1, HVQFN-32
文件頁數(shù)： 20/65頁
文件大?。?/td> 306K
代理商： ISP1183BS,157
ISP1183_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 7 June 2007
27 of 65
NXP Semiconductors
ISP1183
Low-power USB Peripheral Controller with DMA
Code: 30h to 3Fh — read (control OUT, control IN, endpoints 1 to 14)
Transaction — write or read 1 byte
[1]
The reset value of the control OUT endpoint is xed as 83h for the Endpoint Conguration register.
[2]
The reset value of the control IN endpoint is xed as C3h for the Endpoint Conguration register.
12.1.2 Address register (R/W: B7h/B6h)
This command sets the USB assigned address in the Address register and enables the
USB device. The Address register bit allocation is shown in Table 16.
A USB bus reset sets the device address to 00h (internally) and enables the device. The
value of the Address register (accessible by the microcontroller) is not altered by the bus
reset. In response to the standard USB request (Set Address), rmware must issue a
Write Device Address command, followed by sending an empty packet to the host. The
new device address is activated when the host acknowledges the empty packet.
Code: B6h/B7h — write or read Address register
Transaction — write or read 1 byte
Table 14.
Endpoint Conguration register: bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
FIFOEN
EPDIR
DBLBUF
FFOISO
FFOSZ[3:0]
Reset[1][2]
00000000
Access
R/W
Table 15.
Endpoint Conguration register: bit description
Bit
Symbol
Description
7
FIFOEN
Logic 1 indicates an enabled FIFO with allocated memory. Logic 0 indicates
a disabled FIFO (no bytes allocated).
6
EPDIR
This bit denes the endpoint direction (0 = OUT, 1 = IN). It also determines
the DMA transfer direction (0 = read, 1 = write).
5
DBLBUF
Logic 1 indicates that this endpoint has double buffering.
4
FFOISO
Logic 1 indicates an isochronous endpoint. Logic 0 indicates a bulk or
interrupt endpoint.
3 to 0
FFOSZ[3:0]
This eld species the FIFO size according to Table 5.
Table 16.
Address register: bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
DEVEN
DEVADR[6:0]
Reset
00000000
Access
R/W
Table 17.
Address register: bit description
Bit
Symbol
Description
7
DEVEN
Logic 1 enables the device.
6 to 0
DEVADR[6:0]
This eld species the USB device address.
相關(guān)PDF資料
PDF描述
ISP1362EE,551 UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1183BSFA 功能描述:IC USB HOST CTRL LOW-SPD 32HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
ISP1183BS-S 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1183BS-T 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1183BSTM 功能描述:IC USB INTERFACE W/DMA 32-HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
ISP1183PC 制造商:ST-Ericsson 功能描述:Low Power Universal Serial Bus Peripheral Controller w/ DMA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*