- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1501 Hi-Speed Universal Serial Bus peripheral transceiver PDF資料下載
參數(shù)資料
| 型號： | ISP1501 |
| 英文描述： | Hi-Speed Universal Serial Bus peripheral transceiver |
| 中文描述： | 高速通用串行總線外設(shè)收發(fā)器 |
| 文件頁數(shù)： | 6/40頁 |
| 文件大?。?/td> | 770K |
| 代理商： | ISP1501 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Philips Semiconductors
ISP1501
Hi-Speed USB peripheral transceiver
Product data
Rev. 02 — 21 November 2002
6 of 40
9397 750 10025
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
[1]
[2]
Symbol names with an overscore (e.g. NAME) indicate active LOW signals.
FS: full-speed (Original USB); HS: high-speed (Hi-Speed USB).
DGND2
TX_LAST_BYTE
41
42
-
I
digital ground 2 supply
transmit last byte input; used in conjunction with
TX_BS_EN to indicate different handling of the upper and
lower data byte (see
Table 7
)
transmit ready output; a logic 1 means ISP1501 is ready to
accept data on the next rising clock edge of CLKOUT30
pin function depends on operating state (see
Table 3
):
TX_READY
43
O
TX_BS_EN/FSE0
44
I
State = 0, 1 —
a logic 1 forces single-ended zero (SE0) for
FS transmitter
State = 2, 3 —
a logic 1 enables bit stuffing for the HS
transmitter
pin function depends on operating state (see
Table 3
):
TEST_J_K/
VO
45
I
State = 0, 1 —
differential data for the FS transceiver input
State = 2, 3 —
a logic 1 enables Hi-Speed USB test
modes TEST_J and TEST_K; it also disables bit stuffing
and NRZI for the HS receiver and transmitter
pin function depends on operating state (see
Table 3
):
RX_BS_ERROR/
RCV
46
O
State = 0, 1 —
differential data at D
+
/D
receiver output
State = 2, 3 —
a logic 1 signals a bit stuff error on receive
data; the position of the erroneous byte is indicated by
RX_LAST_BYTE
pin function depends on operating state (see
Table 3
):
RX_INACTIVE/
VM
47
O
State = 0, 1 —
single-ended D
receiver output
State = 2, 3 —
a logic 1 indicates HS line inactivity
pin function depends on operating state (see
Table 3
):
RX_VALID/
VP
48
O
State = 0, 1 —
single-ended D
+
receiver output
State = 2, 3 —
valid data on falling clock edge at
pin CLKOUT30
Table 2:
Symbol
[1]
Pin description
…continued
Pin
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1520 | Hi-Speed Universal Serial Bus hub controller |
| ISP1520BD | Hi-Speed Universal Serial Bus hub controller |
| ISP1521 | Hi-Speed Universal Serial Bus hub controller |
| ISP1521BE | Hi-Speed Universal Serial Bus hub controller |
| ISP1561 | ISP1561BM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1501BE | 制造商:PHILLIPS 功能描述: |
| ISP1504 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB OTG(On-The-Go) Transceiver |
| ISP1504A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
| ISP1504A1_07 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
| ISP1504A1ET | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。