- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1561BM,557 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1561BM,557 |
| 廠商： | ST-ERICSSON |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128 |
| 文件頁數(shù)： | 73/103頁 |
| 文件大?。?/td> | 457K |
| 代理商： | ISP1561BM,557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
71 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
6
IAAD
Interrupt on Asynchronous Advance Doorbell: This bit is used as a
doorbell by software to notify the Host Controller to issue an interrupt the next
time it advances the asynchronous schedule. Software must write logic 1 to
this bit to ring the doorbell. When the Host Controller has evicted all
appropriate cached schedule states, it sets the IAA (Interrupt on
Asynchronous Advance) status bit in the USBSTS register. If the IAAE
(Interrupt on Asynchronous Advance Enable) bit in the USBINTR register is
logic 1, then the Host Controller will assert an interrupt at the next interrupt
threshold. The Host Controller sets this bit to logic 0 after it sets IAA (Interrupt
on Asynchronous Advance) status bit in the USBSTS register. Software must
not set this bit when the asynchronous schedule is inactive because this
results in an undened value.
5
ASE
Asynchronous Schedule Enable: Default = 0. This bit controls whether the
Host Controller skips processing the asynchronous schedule.
0 — Do not process the asynchronous schedule
1 — Use the ASYNCLISTADDR register to access the asynchronous
schedule
4
PSE
Periodic Schedule Enable: Default = 0. This bit controls whether the Host
Controller skips processing the periodic schedule.
0 — Do not process the periodic schedule
1 — Use the PERIODICLISTBASE register to access the periodic schedule
3 to 2
FLS[1:0] Frame List Size: Default = 00b. This eld is read and write only if PFLF (bit 1)
in the HCCPARAMS register is set to logic 1. This eld species the size of the
frame list. The size the frame list controls which bits in the Frame Index
register must be used for the frame list current index.
00b — 1024 elements (4096 bytes)
01b — 512 elements (2048 bytes)
10b — 256 elements (1024 bytes) for small environments
11b — reserved
1HC
RESET
Host Controller Reset: This control bit is used by the software to reset the
Host Controller. The effects of this on Root Hub registers are similar to a chip
hardware reset. Setting this bit causes the Host Controller to reset its internal
pipelines, timers, counters, state machines, and so on, to their initial values.
Any transaction currently in progress on USB is immediately terminated. A
USB reset is not driven on downstream ports. This reset does not affect PCI
Conguration registers. All operational registers, including port registers and
port state machines, are set to their initial values. Port ownership reverts to the
companion Host Controller(s). The software must re-initialize the Host
Controller to return it to an operational state. This bit is cleared by the Host
Controller when the reset process is complete. Software cannot terminate the
reset process early by writing logic 0 to this register. Software must check the
HCH (HC Halted) bit in the USBSTS register is logic 0 before setting this bit.
Attempting to reset an actively running Host Controller results in undened
behavior.
0RS
Run/Stop: 1 = Run. 0 = Stop. When set, the Host Controller executes the
schedule. The Host Controller continues execution as long as this bit is set.
When this bit is cleared, the Host Controller completes the current and active
transactions in the USB pipeline, and then halts. The HCH (HC Halted) bit in
the USBSTS register indicates when the Host Controller has nished the
transaction and has entered the stopped state. Software must check HCH (HC
Halted) in the USBSTS register is logic 1, before setting this bit.
Table 104. USBCMD register: bit description …continued
Bit
Symbol
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1563BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1564ET,551 | PCI BUS CONTROLLER, PBGA100 |
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1561BMGA | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMGE | 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMUM | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
| ISP1562BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。