- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19641 > ISPLSI 5512VE-80LF388I (Lattice Semiconductor Corporation)IC PLD ISP 256I/O 12NS 388FPBGA PDF資料下載
參數(shù)資料
| 型號： | ISPLSI 5512VE-80LF388I |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 13/25頁 |
| 文件大小： | 0K |
| 描述： | IC PLD ISP 256I/O 12NS 388FPBGA |
| 標準包裝： | 60 |
| 系列： | ispLSI® 5000VE |
| 可編程類型： | 系統(tǒng)內可編程 |
| 最大延遲時間 tpd(1)： | 12.0ns |
| 電壓電源 - 內部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 16 |
| 宏單元數(shù)： | 512 |
| 門數(shù)： | 24000 |
| 輸入/輸出數(shù)： | 256 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 388-BBGA |
| 供應商設備封裝： | 388-FPBGA（23x23） |
| 包裝： | 托盤 |
| 其它名稱： | ISPLSI5512VE-80LF388I |
Specifications ispLSI 5512VE
20
TMS
Input - This pin is the Test Mode Select input, which is used to control the JTAG state machine.
TCK
Input - This pin is the Test Clock input pin used to clock through the JTAG state machine.
TDI
Input - This pin is the JTAG Test Data In pin used to load data.
TDO
Output - This pin is the JTAG Test Data Out pin used to shift data out.
TOE / I/O0
Input/Output - This pin functions as either the Test Output Enable pin or an I/O pin based upon
customer's design. TOE tristates all I/O pins when a logic low is driven.
GOE0, GOE1
Input - These two pins are the Global Output Enable input pins.
RESET
Dedicated Reset Input - This pin resets all registers in the device. The global polarity (active
high or low input) for this pin is selectable.
I/O
Input/Output – These are the general purpose I/O used by the logic array.
GND
Ground
NC1
No connect.
VCC
Vcc
CLK0, CLK1
Dedicated clock inputs for all registers. Both clocks are muxed before being used as the clock
input to all registers in the device.
CLK2 / I/O,
Input/Output - These pins share functionality. They can be used as dedicated clock inputs for
CLK3 / I/O
all registers, as well as I/O pins.
VCCIO
Input - This pin is used for optional 2.5V outputs. Every I/O can independently select either 3.3V
or the optional voltage as its output level. If the optional output voltage is not required, this pin
must be connected to the Vcc supply. Programmable pull-up resistors and bus-hold latches
only draw current from this supply.
Signal Descriptions
Signal Name
Description
1. NC pins are not to be connected to any active signals, VCC or GND.
相關PDF資料 |
PDF描述 |
|---|---|
| ISPLSI 5512VE-100LF388 | IC PLD ISP 256I/O 10NS 388FPBGA |
| VE-2VY-CX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VE-B4D-CY-F3 | CONVERTER MOD DC/DC 85V 50W |
| GSC44DRAI | CONN EDGECARD 88POS R/A .100 SLD |
| ATF1508AS-10JI84 | IC CPLD 10NS 84PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI5512VE-80LF388I | 功能描述:CPLD - 復雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI81080V-125LB272 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISPLSI81080V-125LB492 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISPLSI81080V-60LB272 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISPLSI81080V-60LB272I | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。