- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373065 > K4S160822D (SAMSUNG SEMICONDUCTOR CO. LTD.) 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL PDF資料下載
參數(shù)資料
| 型號(hào)： | K4S160822D |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| 中文描述： | 2Mx8 SDRAM的1M × 8位× 2銀行同步DRAM LVTTL |
| 文件頁數(shù)： | 3/46頁 |
| 文件大?。?/td> | 1183K |
| 代理商： | K4S160822D |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
K4S160822D
CMOS SDRAM
- 3 -
Rev. 1.0 (Oct. 1999)
The K4S160822D is 16,777,216 bits synchronous high data
rate Dynamic RAM organized as 2 x 1,048,576 words by 8 bits,
fabricated with SAMSUNG
′
s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every clock
cycle. Range of operating frequencies, programmable burst
length and programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance mem-
ory system applications.
ORDERING INFORMATION
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Dual banks operation
MRS cycle with address key programs
-. CAS latency ( 2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock
Burst read single-bit write operation
DQM for masking
Auto & self refresh
15.6us refresh duty cycle(2K/32ms)
GENERAL DESCRIPTION
FEATURES
FUNCTIONAL BLOCK DIAGRAM
1M x 8Bit x 2 Banks Synchronous DRAM
Samsung Electronics reserves the right to
change products or specification without
notice.
*
Bank Select
Data Input Register
1M x 8
1M x 8
S
O
I
Column Decoder
Latency & Burst Length
Programming Register
A
R
R
R
C
L
L
LCKE
LRAS
LCBR
LWE
LDQM
CLK
CKE
CS
RAS
CAS
WE
DQM
LWE
LDQM
DQi
CLK
ADD
LCAS
LWCBR
Timing Register
Part No.
Max Freq.
143MHz
125MHz
100MHz
100MHz
100MHz
Interface Package
K4S160822DT-G/F7
K4S160822DT-G/F8
K4S160822DT-G/FH
K4S160822DT-G/FL
K4S160822DT-G/F10
LVTTL
44
TSOP(II)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S161622D | 512K x 16Bit x 2 Banks Synchronous DRAM |
| K4S161622E | 1M x 16 SDRAM |
| K4S161622E-TC10 | 1M x 16 SDRAM |
| K4S161622E-TC55 | 1M x 16 SDRAM |
| K4S161622E-TC60 | 1M x 16 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S160822DT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/F7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/FL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。