- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373065 > K4S160822D (SAMSUNG SEMICONDUCTOR CO. LTD.) 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL PDF資料下載
參數(shù)資料
| 型號： | K4S160822D |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| 中文描述： | 2Mx8 SDRAM的1M × 8位× 2銀行同步DRAM LVTTL |
| 文件頁數(shù)： | 7/46頁 |
| 文件大小： | 1183K |
| 代理商： | K4S160822D |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
K4S160822D
CMOS SDRAM
- 7 -
Rev. 1.0 (Oct. 1999)
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :
Parameter
Symbol
Version
Unit
Note
-7
-8
-H
-L
-10
Row active to row active delay
t
RRD
(min)
14
16
20
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
20
20
20
20
26
ns
1
Row precharge time
t
RP
(min)
20
20
20
20
26
ns
1
Row active time
t
RAS
(min)
48
48
50
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
68
68
70
70
80
ns
1
Last data in to row precharge
t
RDL
(min)
7
8
10
10
12
ns
2
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S161622D | 512K x 16Bit x 2 Banks Synchronous DRAM |
| K4S161622E | 1M x 16 SDRAM |
| K4S161622E-TC10 | 1M x 16 SDRAM |
| K4S161622E-TC55 | 1M x 16 SDRAM |
| K4S161622E-TC60 | 1M x 16 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S160822DT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/F7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/FL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。