25 FN7693.2 May 2, 2011 SPI Memory Map TABLE 14. SPI MEMORY MAP Addr (Hex) Parameter Name Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bi" />
參數(shù)資料
型號: KAD5510P-25Q48
廠商: Intersil
文件頁數(shù): 18/31頁
文件大小: 0K
描述: IC ADC 10BIT CMOS 250MSPS 48QFN
標(biāo)準(zhǔn)包裝: 40
系列: FemtoCharge™
位數(shù): 10
采樣率(每秒): 250M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 254mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN(7x7)
包裝: 托盤
輸入數(shù)目和類型: *
KAD5510P
25
FN7693.2
May 2, 2011
SPI Memory Map
TABLE 14. SPI MEMORY MAP
Addr
(Hex)
Parameter
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Def. Value
(Hex)
Indexed/
Global
SPI
Conf
ig
00
port_config
SDO
Active
LSB First
Soft
Reset
Mirror
(bit5)
Mirror
(bit6)
Mirror
(bit7)
00h
G
01
reserved
Reserved
02
burst_end
Burst end address [7:0]
00h
G
03-07
reserved
Reserved
Inf
o
08
chip_id
Chip ID #
Read only
G
09
chip_version
Chip Version #
Read only
G
In
de
xe
dDe
vic
e
Confi
g/
Cont
ro
l
10
device_index_A
Reserved
ADC00
00h
I
11-1F
reserved
Reserved
20
offset_coarse
Coarse Offset
cal. value
I
21
offset_fine
Fine Offset
cal. value
I
22
gain_coarse
Reserved
Coarse Gain
cal. value
I
23
gain_medium
Medium Gain
cal. value
I
24
gain_fine
Fine Gain
cal. value
I
25
modes
Reserved
Power-Down Mode [2:0]
000 = Pin Control
001 = Normal Operation
010 = Nap
100 = Sleep
other codes = reserved
00h
NOT
affected by
Soft Reset
I
26-5F
reserved
Reserved
60-6F
reserved
Reserved
Gl
ob
al
De
vi
ce
Co
nf
ig/Contr
ol
70
reserved
Reserved
71
phase_slip
Reserved
Next
Clock
Edge
00h
G
72
clock_divide
Clock Divide [2:0]
000 = Pin Control
001 = divide by 1
010 = divide by 2
100 = divide by 4
other codes = reserved
00h
NOT
affected by
Soft Reset
G
73
output_mode_A
Output Mode [2:0]
000 = Pin Control
001 = LVDS 2mA
010 = LVDS 3mA
100 = LVCMOS
other codes = reserved
Output Format [2:0]
000 = Pin Control
001 = Twos Complement
010 = Gray Code
100 = Offset Binary
other codes = reserved
00h
NOT
affected by
Soft Reset
G
74
output_mode_B
DLL Range
0 = fast
1 = slow
DDR
Enable
(Note 14)
00h
NOT
affected by
Soft Reset
G
75
config_status
XOR
Result
XOR
Result
Read Only
G
76-BF
reserved
Reserved
相關(guān)PDF資料
PDF描述
KAD5510P-50Q72 IC ADC 10BIT 500MSPS SGL 72-QFN
KAD5512HP-17Q72 IC ADC 12BIT 170MSPS SGL 72-QFN
KAD5512P-17Q72 IC ADC 12BIT 170MSPS SGL 72-QFN
KAD5514P-12Q72 IC ADC 14BIT 125MSPS SGL 72-QFN
KAD5610P-25Q72 IC ADC 10BIT 250MSPS DUAL 72-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KAD5510P-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit, 500MSPS A/D Converter
KAD5510P-50_09 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter
KAD5510P-50_0910 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter
KAD5510P-50Q72 功能描述:IC ADC 10BIT 500MSPS SGL 72-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
KAD5512HP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance 12-Bit, 250/210/170/125MSPS ADC