33 FN6807.4 October 1, 2010 Revision History DATE REVISION CHANGE 7/30/08 Rev 1 Initial Release of Production Data sheet 12/5/08 FN680" />
參數(shù)資料
型號(hào): KAD5512P-17Q72
廠商: Intersil
文件頁數(shù): 27/36頁
文件大?。?/td> 0K
描述: IC ADC 12BIT 170MSPS SGL 72-QFN
產(chǎn)品培訓(xùn)模塊: High-Speed Analog-to-Digital Converters
標(biāo)準(zhǔn)包裝: 1
系列: FemtoCharge™
位數(shù): 12
采樣率(每秒): 170M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 253mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 72-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 72-QFN(10x10)
包裝: 托盤
輸入數(shù)目和類型: 1 個(gè)差分,單極
KAD5512P
33
FN6807.4
October 1, 2010
Revision History
DATE
REVISION
CHANGE
7/30/08
Rev 1
Initial Release of Production Data sheet
12/5/08
FN6807.0 Converted to intersil template. Assigned file number FN6807. Rev 0 - first release (as preliminary data
sheet) with new file number.
12/23/08
FN6807.1 P1; revised Key Specs
P2; added Part Marking column to Order Info
P4; moved Thermal Resistance to Thermal Info table and added Theta JA Note 3 per packaging
P4-6; revisions throughout spec tables. Removed note from Elec Specs (Nap Mode must be invoked
using SPI.) Added notes 9 and 10 to Switching Specs.
P9; revised function for Pin 22 OUTMODE, Pin 23 NAPSLP and Pin 70 OUTFMT
P11; revised function for Pin 16 NAPSLP
P13-15; Performance curves revised throughout
P17; User Initiated Reset - revised 2nd sentence of 1st paragraph
P19; Nap/Sleep - revised 1st and 2nd sentences of 2nd paragraph
P23; Address 0x24: Gain_Fine; added 2 sentences to end of 1st paragraph.
Revised Table 8
P22; Serial Peripheral Interface- 1st paragraph; revised 2nd and 4th sentences.
P24; removed Figure (PHASE SLIP: CLK÷2 MODE, fCLOCK = 500MHz)
Address 0x71: Phase_slip; added sentence to end of paragraph
P27; revised Fig 45
P27; Table 16; revised Bits7:4, Addr C0
Throughout; formatted graphics to Intersil standards
2/25/09
FN6807.2 Changed “odd” bits N in Figure 1A - DDR to “even” bits N, Replaced POD L48.7x7E due to changed
dimension from “9.80 sq” to “6.80” sq. in land pattern
4/23/2009 FN6807.3 1) Added nap mode, sleep mode wake up times to spec table
2) Added CSB, SCLK Setup time specs for nap, sleep modes
3) Added section showing 72pin/48pin package feature differences and default state for clkdiv, outmode,
outfmt page 27
4) Changed SPI setup time specs wording in spec table
5) Added ‘Reserved’ to SPI memory map at address 25H
6) Renumbered Notes
7) Added test platform link on page 31
8) Added ddr enable Note15 for 48 pin/72 pin options
9) Changed pin description table for 72/48 pin option, added DDR notes
10) Changed multi device note in spi physical interface section to show 3-wire application.page 24
11) Updated digital output section for ddr operation page 21
12) Change to fig 25 and fig 26 and description in text
13) Added connect note for thermal pad
14) Formatted Figures 25 and 26 with Intersil Standards
08/19/09
15) Updated Sinad 10MHz SINAD typical (170Msps)
16) Updated sleep mode Power spec
17) Change to SPI interface section in spec table, timing in cycles now, added write, read specific timing
specs.
18) Updated SPI timing diagrams, Figures 37, 38
19) Updated wakeup time description in “Nap/Sleep” on page 21.
20) Removed calibration note in spec table
21) Updated fig 46 label)
22) Updated cal paragraph in user initiated reset section per DC.
相關(guān)PDF資料
PDF描述
KAD5514P-12Q72 IC ADC 14BIT 125MSPS SGL 72-QFN
KAD5610P-25Q72 IC ADC 10BIT 250MSPS DUAL 72-QFN
KAD5612P-17Q72 IC ADC 12BIT 170MSPS DUAL 72-QFN
LA72715NV-TLM-E IC AUDIO DECODER JPN MTS 24SSOP
LICAL-DEC-LS001 IC DECODER LOW SECURITY 8DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KAD5512P-21Q48 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-BIT 210MSPS SINGL ADC PROG LVDS/LVCMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
KAD5512P-21Q72 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-BIT 210MSPS SINGL ADC PROG LVDS/LVCMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
KAD5512P-25Q48 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-BIT 250MSPS SINGL PROG LVDS/LVCMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
KAD5512P-25Q72 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-BIT 250MSPS SINGL PROG LVDS/LVCMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
KAD5512P-50 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 500MSPS A/D Converter