- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1931 > KSZ8041NLJ TR (Micrel Inc)TXRX PHY 10/100 3.3V 32MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8041NLJ TR |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 33/43頁(yè) |
| 文件大小： | 0K |
| 描述： | TXRX PHY 10/100 3.3V 32MLF |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | MII，RMII |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，32-MLF? |
| 供應(yīng)商設(shè)備封裝： | 32-MLF?（5x5） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 576-3625-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
2012 Microchip Technology Inc.
DS25118C-page 39
MCP47DA1
5.3
Serial Commands
The
MCP47DA1
devices
support
two
serial
commands. These commands are:
The I2C command formats have been defined to
support the SMBus version 2.0 Write Byte/Word
Protocol formats
and
Read
Byte/Word Protocol
formats. The SMBus specification that defines this
operation is Section 5 of the Version 2.0 document
(August 3, 2000).
This protocol format may be convenient for customers
using library routines for the I2C bus, where all they
need to do is specify the command (read, write, ...) with
the device address, the register address, and the data.
5.3.1
WRITE OPERATION
The write operation requires the START condition,
Control
Byte,
Acknowledge,
Command
Code,
Acknowledge, Data Byte, Acknowledge and STOP (or
RESTART) condition. The Control (Slave Address)
Byte requires the R/W bit equal to a logic zero (R/W =
“0”
) to generate a write sequence. The MCP47DA1 is
responsible for generating the Acknowledge (A) bits.
Data is written to the MCP47DA1 after every byte
transfer (during the A bit). If a STOP or RESTART
condition is generated during a data transfer (before
the A bit), the data will not be written to MCP47DA1.
Data bytes may be written after each Acknowledge.
The command is terminated once a Stop (P) condition
occurs. Refer to Figure 5-11 for the single byte write
sequence and Figure 5-12 for the generic (multi-byte)
write sequence. For a single byte write, the master
sends a STOP or RESTART condition after the 1st data
byte is sent.
The MSb of each Data Byte is a Don’t Care, since the
wiper register is only 7-bits wide.
The command is terminated once a Stop (P) or Restart
(S) condition occurs.
behavior of the Master Device and the MCP47DA1
device and the resultant I2C bus values.
5.3.2
READ OPERATION
The read operation requires the START condition,
Control
Byte,
Acknowledge,
Command
Code,
Acknowledge,
Restart
Condition,
Control
Byte,
Acknowledge, Data Byte, the master generating the
A and STOP (or RESTART) condition. The first Control
Byte requires the R/W bit equal to a logic zero (R/W =
“0”
) to write the Command Code, while the second
Control Byte requires the R/W bit equal to a logic one
(R/W = “1”) to generate a read sequence. The
MCP47DA1 will A the Slave Address Byte and A all the
Data Bytes. The I2C Master will A the Slave Address
Byte and the last Data Byte. If there are multiple Data
Bytes, the I2C Master will A all Data Bytes except the
last Data Byte (which it will A).
The MCP47DA1 maintains control of the SDA signal
until all data bits have been clocked out.
The command is terminated once a Stop (P) or Restart
(S) condition occurs. Refer to Figure 5-14 for the read
command sequence. For a single read, the master
sends a STOP or RESTART condition after the 1st data
byte (and A bit) is sent from the slave.
The MSb of each Data Byte is always a “0”, since the
wiper register is only 7-bits wide.
behavior of the Master Device and the MCP47DA1
device and the resultant I2C bus values.
Note:
A command code with a non-zero value
will cause the data not to be written to the
wiper register
Note:
A command code with a non-zero value
will cause the data not to be read from the
wiper register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8041RNL | TXRX 10/100 3.3V PHY RMII 32-MLF |
| KSZ8041TLI TR | IC ETHERNET PHY IND 48TQFP |
| KSZ8051MLL TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MLLI TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MNLI | TXRX PHY 10/T100 3.3V 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8041NLTR | 制造商:Micrel 功能描述:PHY TxFx 3.3V 10/100, KSZ8041NL |
| KSZ8041NL-TR | 功能描述:1/1 Transceiver Full MII, RMII 32-MLF? (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:MII，RMII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤，32-MLF? 供應(yīng)商器件封裝:32-MLF?（5x5） 標(biāo)準(zhǔn)包裝:1 |
| KSZ8041RNL | 功能描述:TXRX 10/100 3.3V PHY RMII 32-MLF RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KSZ8041RNL TR | 功能描述:以太網(wǎng) IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8041RNL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。