參數(shù)資料
型號(hào)： KSZ8041NLJ TR
廠商： Micrel Inc
文件頁(yè)數(shù)： 6/43頁(yè)
文件大?。?/td> 0K
描述： TXRX PHY 10/100 3.3V 32MLF
標(biāo)準(zhǔn)包裝： 1
類型： 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： MII，RMII
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，32-MLF?
供應(yīng)商設(shè)備封裝： 32-MLF?（5x5）
包裝： 標(biāo)準(zhǔn)包裝
其它名稱： 576-3625-6
Micrel, Inc.
KSZ8041NLJ
April 2010
14
M9999-040110-1.0
MII Management (MIIM) Interface
The KSZ8041NLJ supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input /
Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ8041NLJ.
An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Additional
details on the MIIM interface can be found in Clause 22.2.4.5 of the IEEE 802.3u Specification.
The MIIM interface consists of the following:
A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
A specific protocol that operates across the aforementioned physical connection that allows an external controller
to communicate with one or more KSZ8041NLJ devices. Each KSZ8041NLJ device is assigned a PHY address
between 1 and 7 by the PHYAD[2:0] strapping pins.
An internal addressable set of thirteen 16-bit MDIO registers. Register [0:6] are required, and their functions are
defined by the IEEE 802.3u Specification. The additional registers are provided for expanded functionality.
The KSZ8041NLJ supports MIIM in both MII mode and RMII mode.
The following table shows the MII Management frame format for the KSZ8041NLJ.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data
Bits [15:0]
Idle
Read
32 1’s
01
10
00AAA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
00AAA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z
Table 1. MII Management Frame Format
Interrupt (INTRP)
INTRP (pin 21) is an optional interrupt signal that is used to inform the external controller that there has been a status
update in the KSZ8041NLJ PHY register. Bits[15:8] of register 1Bh are the interrupt control bits, and are used to enable
and disable the conditions for asserting the INTRP signal. Bits[7:0] of register 1Bh are the interrupt status bits, and are
used to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 1Bh.
Bit 9 of register 1Fh sets the interrupt level to active high or active low.
MII Data Interface
The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3u specification. It provides a common
interface between physical layer and MAC layer devices, and has the following key characteristics:
Supports 10Mbps and 100Mbps data rates.
Uses a 25MHz reference clock, sourced by the PHY.
Provides independent 4-bit wide (nibble) transmit and receive data paths.
Contains two distinct groups of signals: one for transmission and the other for reception.
By default, the KSZ8041NLJ is configured in MII mode after it is power-up or reset with the following:
A 25MHz crystal connected to XI, XO (pins 9, 8), or an external 25MHz clock source (oscillator) connected to XI.
CONFIG[2:0] (pins 18, 29, 28) set to ‘000’ (default setting).
相關(guān)PDF資料
PDF描述
KSZ8041RNL TXRX 10/100 3.3V PHY RMII 32-MLF
KSZ8041TLI TR IC ETHERNET PHY IND 48TQFP
KSZ8051MLL TR TXRX PHY 10/T100 3.3V MII 48LQFP
KSZ8051MLLI TR TXRX PHY 10/T100 3.3V MII 48LQFP
KSZ8051MNLI TXRX PHY 10/T100 3.3V 32QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8041NLTR 制造商:Micrel 功能描述:PHY TxFx 3.3V 10/100, KSZ8041NL
KSZ8041NL-TR 功能描述:1/1 Transceiver Full MII, RMII 32-MLF? (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:MII，RMII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤，32-MLF? 供應(yīng)商器件封裝:32-MLF?（5x5） 標(biāo)準(zhǔn)包裝:1
KSZ8041RNL 功能描述:TXRX 10/100 3.3V PHY RMII 32-MLF RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
KSZ8041RNL TR 功能描述:以太網(wǎng) IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8041RNL-EVAL 功能描述:以太網(wǎng)開發(fā)工具 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*