- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4594 > KSZ8993M (Micrel Inc)IC SWITCH 10/100 3PORT 128PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8993M |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 13/85頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH 10/100 3PORT 128PQFP |
| 標(biāo)準包裝： | 66 |
| 系列： | * |
| 類型： | * |
| 應(yīng)用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-1037 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Micrel, Inc.
KS8993M/ML/MI
April 2005
20
M9999-041205
Functional Description
The KS8993M contains two 10/100 physical layer transceivers and three MAC units with an integrated Layer 2
managed switch.
The KS8993M has the flexibility to reside in either a managed or unmanaged design. In a managed design, the
host processor has complete control of the KS8993M via the SMI interface, MIIM interface, SPI bus, or I
2C bus.
An unmanaged design is achieved through I/O strapping and/or EEPROM programming at system reset time.
On the media side, the KS8993M supports IEEE 802.3 10BASE-T and 100BASE-TX on both PHY ports, and
100BASE-FX on PHY port 1. The KS8993M can be used as a media converter.
The KS8993ML is the single supply version with all the identical rich features of the KS8993M. In the KS8993ML
version, pin number 22 provides 1.8V output power to the KS8993ML’s VDDC, VDDA, and VDDAP power pins. Refer
to the Pin Description table for information about pin 22 (Pin Description and I/0 Assignment).
Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make
the design more efficient and allow for lower power consumption and smaller chip die size.
Functional Overview: Physical Layer Transceiver
100BASE-TX Transmit
The 100BASE-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ to
NRZI conversion, MLT3 encoding and transmission. The circuit starts with a parallel-to-serial conversion, which
converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then
converted into 4B/5B coding and followed by a scrambler. The serialized data is further converted from NRZ to
NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 3.01 K
resistor for the 1:1 transformer ratio. It has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD
standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output is also
incorporated into the 100BASE-TX transmitter.
100BASE-TX Receive
The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3 to NRZI conversion,
data and clock recovery, NRZI to NRZ conversion, de-scrambling, 4B/5B decoding and serial-to-parallel
conversion. The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI)
over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the length of the cable,
the equalizer has to adjust its characteristics to optimize the performance. In this design, the variable equalizer
will make an initial estimation based on comparisons of incoming signal strength against some known cable
characteristics, then it tunes itself for optimization. This is an ongoing process and can self adjust against
environmental changes such as temperature variations.
The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is
used to compensate for the effect of base line wander and improve the dynamic range. The differential data
conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.
The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is
then used to convert the NRZI signal into the NRZ format. The signal is then sent through the de-scrambler
followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the
input data to the MAC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8995M | IC SWITCH 10/100 5PORT 128PQFP |
| RSM40DTAT | CONN EDGECARD 80POS R/A .156 SLD |
| LFEC6E-3QN208C | IC FPGA 6.1KLUTS 147I/O 208-PQFP |
| LFEC6E-3Q208C | IC FPGA 6.1KLUTS 147I/O 208-PQFP |
| RMM40DTAT | CONN EDGECARD 80POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8993MA5 | 功能描述:IC SWITCH 10/100 W/TXRX 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| KSZ8993M-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993M Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8993MI | 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993ML | 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993ML-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993ML Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。