- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4594 > KSZ8993M (Micrel Inc)IC SWITCH 10/100 3PORT 128PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8993M |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 35/85頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH 10/100 3PORT 128PQFP |
| 標準包裝： | 66 |
| 系列： | * |
| 類型： | * |
| 應用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應商設備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-1037 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Micrel, Inc.
KS8993M/ML/MI
April 2005
40
M9999-041205
SPI multiple read is initiated when the master device continues to drive the KS8993M SPIS_N input pin (SPI
Slave Select signal) low after a byte (a register) is read. The KS8993M internal address counter will increment
automatically to the next byte (next register) after the read. The next byte at the next register address will be
shifted out onto the KS8993M SPIQ output pin. SPI multiple read will continue until the SPI master device
terminates it by de-asserting the SPIS_N signal to the KS8993M.
Similarly, SPI multiple write is initiated when the master device continues to drive the KS8993M SPIS_N input pin
low after a byte (a register) is written. The KS8993M internal address counter will increment automatically to the
next byte (next register) after the write. The next byte that is sent from the master device to the KS8993M SDA
input pin will be written to the next register address. SPI multiple write will continue until the SPI master device
terminates it by de-asserting the SPIS_N signal to the KS8993M.
For both SPI multiple read and multiple write, the KS8993M internal address counter will wrap back to register
address zero once the highest register address is reached. This feature allows all 128 KS8993M registers to be
read, or written with a single SPI command and any initial register address.
The KS8993M is capable of supporting a 5MHz SPI bus.
The following is a sample procedure for programming the KS8993M using the SPI bus:
1.
At the board level, connect the KS8993M pins as follows:
KS8993M Pin #
KS8993M Signal Name
External Processor Signal Description
99
SPIS_N
SPI Slave Select
97
SCL
(SPIC)
SPI Clock
98
SDA
(SPID)
SPI Data
(Master output; Slave input)
96
SPIQ
SPI Data
(Master input; Slave output)
Table 11. KS8993M SPI Connections
2.
Enable SPI slave mode by setting the KS8993M strap-in pins PS[1:0] (pins 100 and 101, respectively) to “10”.
3.
Power up the board and assert reset to the KS8993M.
After reset, the “Start Switch” bit (register 1 bit 0) will be set to ‘0’.
4.
Configure the desired register settings in the KS8993M, using the SPI write or multiple write command.
5.
Read back and verify the register settings in the KS8993M, using the SPI read or multiple read command.
6.
Write a ‘1’ to the “Start Switch” bit to start the KS8993M with the programmed settings.
Note: The “Start Switch” bit cannot be set to ‘0’ to stop the switch after an ‘1’ is written to this bit. Thus, it is
recommended that all switch configuration settings are programmed before the “Start Switch” bit is set to ‘1’.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power
down” can be programmed after the switch has been started.
The following four figures illustrate the SPI data cycles for “Write”, “Read”, “Multiple Write” and “Multiple Read”.
The read data is registered out of SPIQ on the falling edge of SPIC, and the data input on SPID is registered on
the rising edge of SPIC.
相關PDF資料 |
PDF描述 |
|---|---|
| KSZ8995M | IC SWITCH 10/100 5PORT 128PQFP |
| RSM40DTAT | CONN EDGECARD 80POS R/A .156 SLD |
| LFEC6E-3QN208C | IC FPGA 6.1KLUTS 147I/O 208-PQFP |
| LFEC6E-3Q208C | IC FPGA 6.1KLUTS 147I/O 208-PQFP |
| RMM40DTAT | CONN EDGECARD 80POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8993MA5 | 功能描述:IC SWITCH 10/100 W/TXRX 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| KSZ8993M-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993M Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8993MI | 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993ML | 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993ML-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993ML Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復。