- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358741 > LAN9117 (SMSC Corporation) HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | LAN9117 |
| 廠商： | SMSC Corporation |
| 英文描述： | HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| 中文描述： | 高性能單芯片10/100非PCI以太網(wǎng)控制器 |
| 文件頁數(shù)： | 56/131頁 |
| 文件大?。?/td> | 1531K |
| 代理商： | LAN9117 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
Revision 1.1 (05-17-05)
56
SMSC LAN9117
DATASHEET
3.13.7
TX Data FIFO Underrun
If the MIL is not operating in store and forward mode, and the host is unable supply data at the
Ethernet line rate, the TX data FIFO can underrun. If a TX underrun occurs, any further data written
to the TX data FIFO for the offending frame (the frame being transmitted during the underrun) will
automatically be discarded and no further data for that frame will be transmitted. TX data FIFO
underrun is not an error condition, and data transmission will resume with the next valid TX command.
In the case of a TX data FIFO underrun, the (TDFU) flag is set and can be used to generate a host
interrupt. A TX data FIFO underrun is also indicated in the TX status word for the underrun frame.
In the case of a TX underrun, the host is still required to write the remainder of the current TX packet
to the LAN9117. Any remaining data from the underrun frame that is written to the LAN9117 will back-
up in the TX data FIFO (no more data is read until the next TX SOF [start of frame]). As the data backs
up in the TX data FIFO, it will be visible in the TX_FIFO_INF register. In typical Driver usage, software
will write the entire transmit packet to the LAN9117 and check INT_STS and see (from TDFU) that the
underrun has occurred.
Eventually, the driver will recognize the underrun. A '1' must then be written to the TXD_DUMP bit in
the TX_CFG to flush the remaining data in the TX data FIFO (note that TX_ON may be kept on while
flushing the remaining TX data FIFO contents). Once the leftover data from the underrun frame is
purged, the LAN9117 is ready to send new transmit packets. It is advisable to clear the TDFU bit prior
to transmitting any more data (assuming that SF=0) so that subsequent underruns can be detected,
but this is not required by the hardware.
3.13.8
Transmitter Errors
If the Transmitter Error (TXE) flag is asserted for any reason, the transmitter will continue operation.
TX Error (TXE) will be asserted under the following conditions:
■
If the actual packet length count does not match the Packet Length field as defined in the TX
command.
■
Both TX command ‘A’ and TX command ‘B’ are required for each buffer in a given packet. TX
command ‘B’ must be identical for every buffer in a given packet. If the TX command ‘B’ words do
not match, the Ethernet controller will assert the Transmitter Error (TXE) flag.
■
Host overrun of the TX data FIFO.
■
Overrun of the TX status FIFO (unless TXSAO is enabled)
3.13.9
Stopping and Starting the Transmitter
To halt the transmitter, the host must set the TX_STOP bit in the TX_CFG register. The transmitter will
finish sending the current frame (if there is a frame transmission in progress). When the transmitter
has received the TX status for this frame, it will clear the TX_STOP and TX_ON bits, and will pulse
the TXSTOP_INT.
Once stopped, the host can optionally clear the TX status and TX data FIFOs. The host must re-enable
the transmitter by setting the TX_ON bit. If the there are frames pending in the TX data FIFO (i.e., TX
data FIFO was not purged), the transmission will resume with this data.
3.14
RX Data Path Operation
When an Ethernet Packet is received, the MIL first begins to transfer the RX data. This data is loaded
into the RX data FIFO. The RX data FIFO pointers are updated as data is written into the FIFO.
The last transfer from the MIL is the RX status word. The LAN9117 implements a separate FIFO for
the RX status words. The total available RX data and status queued in the RX FIFO can be read from
the RX_FIFO_INF register. The host may read any number of available RX status words before
reading the RX data FIFO.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN9117-MD | HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| LAN9117-MT | HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| LAN9118 | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
| LAN9118-MD | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
| LAN9118-MT | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN9117-MD | 功能描述:以太網(wǎng) IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN9117-MT | 功能描述:以太網(wǎng) IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN9118 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118_05 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。