tFIFOWES Write-Enable setup before Write Cloc" />
參數(shù)資料
型號: LC5512MV-45Q208C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 33/99頁
文件大小: 0K
描述: IC XPLD 512MC 4.5NS 208PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ispXPLD® 5000MV
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 4.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 512
輸入/輸出數(shù): 149
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
35
tFIFOWES
Write-Enable setup
before Write Clock
2.33
2.33
2.91
2.91
3.03
ns
tFIFOWEH
Write-Enable hold
after Write Clock
-2.95
-2.95
-2.36
-2.36
-2.27
ns
tFIFORES
Read-Enable setup
before Read Clock
2.69
2.35
2.79
2.38
4.14
ns
tFIFOREH
Read-Enable hold
after Read Clock
-3.17
-3.17
-2.53
-2.53
-2.44
ns
tFIFORSTO
Reset to Output
Delay
3.30
3.30
4.13
4.13
4.29
ns
tFIFORSTR
Reset Recovery
Time
1.20
1.20
1.50
1.50
1.56
ns
tFIFORSTPW
Reset Pulse Width
0.14
0.14
0.18
0.18
0.19
ns
tFIFORCLKO
Read Clock to FIFO
Out Delay
3.73
3.73
4.66
4.66
4.84
ns
CAM – Update Mode
tCAMMSS
Memory Select
Setup before CLK
1.40
0.70
1.50
1.40
1.44
ns
tCAMMSH
Memory Select
Hold after CLK
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMENMSKS
Enable Mask
Register Setup
Time before CLK
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tCAMENMSKH
Enable Mask
Register Setup
Time after CLK
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMADDS
Address Setup
Time before Clock
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tCAMADDH
Address Hold Time
after Clock
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMDATAS
Data Setup Time
before Clock
-0.41
-0.41
-0.33
-0.33
-0.31
ns
tCAMDATAH
Data Hold Time
after Clock
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMDCS
“Don’t Care” Setup
Time before Clock
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tCAMDCH
“Don’t Care” Hold
Time after Clock
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMRWS
R/W Setup Time
before Clock
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tCAMRWH
R/W Enable Hold
Time after Clock
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tCAMCES
Clock Enable Setup
Time before Clock
1.55
1.55
1.94
1.94
2.02
ns
tCAMCEH
Clock Enable Hold
Time after Clock
-2.95
-2.95
-2.36
-2.36
-2.27
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
VE-BTM-CY-F1 CONVERTER MOD DC/DC 10V 50W
VE-BT1-CY-F4 CONVERTER MOD DC/DC 12V 50W
LC5512MV-75FN484I IC CPLD 512MACROCELLS 484FPBGA
VE-BT1-CY-F2 CONVERTER MOD DC/DC 12V 50W
VE-BT1-CY-F1 CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5512MV-45Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45Q256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45Q256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45Q484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45Q484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family