Each I/O" />
參數(shù)資料
型號: LC5512MV-75QN208I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 15/99頁
文件大?。?/td> 0K
描述: IC CPLD 512MACROCELLS 208PQFP
標準包裝: 1
系列: ispXPLD® 5000MV
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 512
輸入/輸出數(shù): 149
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
其它名稱: 220-2620
LC5512MV-75QN208I-ND
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
18
Figure 17. I/O Cell
Table 10. Shared PTOE Segments
sysIO Standards
Each I/O within a bank is individually configurable based on the VCCO and VREF settings. Some standards also
require the use of an external termination voltage. Table 12 lists the sysIO standards with the typical values for
VCCO, VREF and VTT. For more information on the sysIO capability, refer to TN1000, sysIO Usage Guidelines for
Table 11. Number of I/Os per Bank
Device
MFBs Associated With Segments
ispXPLD 5256MX
(A, B, C, D) (E, F, G, H)
ispXPLD 5512MX
(A, B, C, D) (E, F, G, H)
(I, J, K, L) (M, N, O, P)
ispXPLD 5768MX
(A, B, C, D) (E, F, G, H)
(I, J, K, L) (M, N, O, P)
(Q, R, S, T) (U, V, W, Z)
ispXPLD 51024MX
(A, B, C, D) (E, F, G, H)
(I, J, K, L) (M, N, O, P)
(Q, R, S, T) (U, V, W, Z)
(Y, Z, AA, AB) (AC, AD, AE, AF)
Device
Maximum Number of I/Os per Bank (n)
ispXPLD 5256MX
36
ispXPLD 5512MX
68
ispXPLD 5768MX
96
ispXPLD 51024MX
96
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
MAX16999AUA33+T IC REG LDO 3.3V .1A 8UMAX-EP
MAX16999AUA12+T IC REG LDO 1.2V .1A 8UMAX-EP
TXA337K006P1F-F CAP TANT 330UF 6V 10% AXIAL
AMM18DSUI CONN EDGECARD 36POS .156 DIP SLD
LCMXO2280C-4FTN324C IC PLD 2280LUTS 271I/O 324FTBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5513D 制造商:Sanken Electric Co Ltd 功能描述:IC LED DRIVER NON-ISO 8DIP
LC551MCRO 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
LC551PLID 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
LC552 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Power Class B Amplifier
LC5521D 制造商:Sanken Electric Co Ltd 功能描述:IC LED DRIVER ISO FLYBACK 8DIP