參數(shù)資料
型號: LC5768MC-75F484C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
中文描述: EE PLD, 9.5 ns, PBGA484
封裝: FPBGA-484
文件頁數(shù): 36/92頁
文件大?。?/td> 378K
代理商: LC5768MC-75F484C
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
36
t
CAMWMSKS
Write Mask
Register Setup
Time before Clock
Write Mask
Register Setup
Time after Clock
Reset to CAM
Output Delay
Reset Recovery
Time
Reset Pulse Width
-0.27
-0.27
-0.22
-0.22
-0.21
ns
t
CAMWMSKH
-0.01
-0.01
-0.01
-0.01
-0.01
ns
t
CAMRSTO
3.30
3.30
4.13
4.13
4.29
ns
t
CAMRSTR
1.20
1.20
1.50
1.50
1.56
ns
t
CAMRSTPW
CAM – Compare Mode
0.14
0.14
0.18
0.18
0.19
ns
t
CAMDATAS
Data Setup Time
before Clock
Data Hold Time
after Clock
Enable Mask
Register Setup
Time before Clock
Enable Mask
Register Setup
Time after Clock
CAM Width
Expansion Delay
Clock to Output
(Address Out)
Delay
Clock to Match Flag
Delay
Clock to Multi-
Match Flag Delay
CAM Reset to Flags
Delay
-0.41
-0.41
-0.33
-0.33
-0.31
ns
t
CAMDATAH
-0.01
-0.01
-0.01
-0.01
-0.01
ns
t
CAMENMSKS
-0.27
-0.27
-0.22
-0.22
-0.21
ns
t
CAMENMSKH
-0.01
-0.01
-0.01
-0.01
-0.01
ns
t
CAMCASC
0.40
0.40
0.50
0.50
0.51
ns
t
CAMCO
6.19
6.13
6.81
6.61
9.63
ns
t
CAMMATCH
6.19
6.13
6.07
6.61
10.22
ns
t
CAMMMATCH
5.50
5.50
6.38
6.38
7.72
ns
t
CAMRSTFLAG
3.16
3.16
3.95
3.95
4.11
ns
Single Port RAM
t
SPADDDATA
Address to Data
Delay
Memory Select
Setup Before Clock
Time
Memory Select
Hold time after
Clock Time
Clock Enable Setup
before Clock Time
Clock Enable Hold
time after Clock
Time
Address Setup
before Clock Time
5.97
5.97
5.97
5.97
7.76
ns
t
SPMSS
-0.27
-0.27
-0.27
-0.27
-0.21
ns
t
SPMSH
-0.01
-0.01
-0.01
-0.01
-0.01
ns
t
SPCES
2.30
2.30
2.30
2.30
9.80
ns
t
SPCEH
-2.95
-2.95
-2.95
-2.95
-2.27
ns
t
SPADDS
-0.27
-0.27
-0.27
-0.27
-0.21
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
相關(guān)PDF資料
PDF描述
LC801 SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LC821 SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LCAS6-10-L VI CHIP Evaluation Board
LCAS6-10-L-EB VI CHIP Evaluation Board
LCBG10P Bidirectional 3.3 V I/O Transceiver for SCSI-2, SCSI-3, and SCSI-3 Fast-20 Buses( 3.3 V 雙向I/O收發(fā)器(適用于SCSI-2,SCSI-3,和SCSI-3 Fast-20 總線))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5768MC-75F484I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC5768MC-75F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5768MC-75F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5768MC-75FN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5768MC-75FN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family