- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377611 > LC5768MC-75F484C (LATTICE SEMICONDUCTOR CORP) 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family PDF資料下載
參數(shù)資料
| 型號： | LC5768MC-75F484C |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| 中文描述： | EE PLD, 9.5 ns, PBGA484 |
| 封裝： | FPBGA-484 |
| 文件頁數(shù)： | 49/92頁 |
| 文件大?。?/td> | 378K |
| 代理商： | LC5768MC-75F484C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
49
Signal Descriptions
Signal Names
Descriptions
TMS
Input – This pin is the Test Mode Select input, which is used to control the IEEE 1149.1
state machine.
Input – This pin is the Test Clock input pin, used to clock the IEEE 1149.1 state
machine.
Input – This pin is the IEEE 1149.1 Test Data in pin, used to load data.
Output – This pin is the IEEE 1149.1 Test Data out pin used to shift data out.
Input – Test Output Enable pin. TOE tristates all I/O pins when driven low.
Input – Global output enable inputs.
Input – This pin resets all the registers in the device. The global polarity (active high or
active low) for this pin is selectable on a global basis.
Input/Output – These are the general purpose I/O used by the logic array.
y
is the MFB
reference (alpha) and z is the macrocell reference (numeric)
y: A-X (768 macrocells)
y: A-P (512 macrocells)
y: A-H (256 macrocells)
z: 0-31
GND – Ground
No connect
V
CC
– The power supply pins for core logic.
V
CC
– The power supply pins for I/O banks 0, 1, 2, and 3.
Input – This pin de
fi
nes the reference voltage for I/O banks 0, 1, 2, and 3.
Input – Global clock/clock enable inputs (see Figure 14 for differential pairing).
Output – Optional clock output from PLL 0 and 1.
Input – Optional input resets the M divider in PLL 0 and 1.
Input – Optional feedback input for PLL 0 and 1.
GND – Ground for PLLs.
V
CC
– The power supply pin for PLLs.
V
CC
– The power supply for the IEEE 1149.1 interface.
I/O – sysCONFIG data pins, bit
x
.
Input – sysCONFIG interface chip select. Drive low to select sysCONFIG interface.
Input – De
fi
nes SRAM con
fi
guration mode. Low: sysCONFIG port, high: E
2
CMOS or
IEEE 1149.1 TAP.
Input – Controls the programming of SRAM. Hold high for normal operation. Toggle low
to reload SRAM from E
2
memory.
Input – Clock for sysCONFIG interface. Reads and writes occur on the rising edge of
the clock.
Input – Drive high to perform reads from the sysCONFIG interface.
I/O – Indicates status of con
fi
guration. Can be driven low to inhibit con
fi
guration.
Output (open drain) – Indicates status of con
fi
guration.
1. These inputs should not toggle during power up for proper power-up con
fi
guration.
TCK
TDI
TDO
TOE
GOE0, GOE1
RESET
yzz
GND
NC
V
CC
V
CCO0,
V
CCO1,
V
CCO2,
V
CCO3
V
REF0,
V
REF1,
V
REF2,
V
REF3
GCLK0, GCLK1, GCLK2, GCLK3
CLK_OUT0, CLK_OUT1
PLL_RST0, PLL_RST1
PLL_FBK0, PLL_FBK1
GNDP
V
CCP
V
CCJ
DATA
x
CSB
CFG0
PROGRAMB
CCLK
1
READ
1
INITB
DONE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC801 | SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LC821 | SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LCAS6-10-L | VI CHIP Evaluation Board |
| LCAS6-10-L-EB | VI CHIP Evaluation Board |
| LCBG10P | Bidirectional 3.3 V I/O Transceiver for SCSI-2, SCSI-3, and SCSI-3 Fast-20 Buses( 3.3 V 雙向I/O收發(fā)器（適用于SCSI-2,SCSI-3,和SCSI-3 Fast-20 總線）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC5768MC-75F484I | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LC5768MC-75F672C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| LC5768MC-75F672I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| LC5768MC-75FN208C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| LC5768MC-75FN208I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。