參數(shù)資料
型號(hào): LC72134M
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24
封裝: MFP-24
文件頁(yè)數(shù): 24/27頁(yè)
文件大?。?/td> 463K
代理商: LC72134M
No. 5814-6/27
LC72134M
Continued from preceding page.
Pin
Pin No.
Type
Function
Equivalent circuit
Main PLL
local oscillator
signal input
AMIN is selected when DVS in the serial data is set to 0.
When SNS in the serial data is set to 1:
Input frequency: 2 to 40 MHz
The signal is input to the swallow counter directly.
The divisor can be set to a value in the range 272 to 65535. The set value
becomes the actual divisor.
When SNS in the serial data is set to 0:
Input frequency: 0.5 to 10 MHz
The signal is input to a 12-bit programmable divider directly.
The divisor can be set to a value in the range 5 to 4095. The set value becomes
the actual divisor.
AMIN
17
Chip enable
This pin must be set high to enable serial data input (DI) or serial data output
(DO).
CE
2
Input data
Input for serial data transferred from the controller
DI
3
Clock
Clock used for data synchronization for serial data input (DI) and serial data
output (DO).
CL
4
Output data
Output for serial data transmitted to the controller. The content of the data
transmitted is determined by DOC0 through DOC2.
DO
5
Power supply
LC72134M power supply (VDD = 4.5 to 5.5 V)
The power on reset circuit operates when power is first applied.
——
VDD
19
Ground
LC72134M ground
——
VSS
23
Output ports
Output-only ports
The output state is determined by BO1 through BO4 in the serial data.
When the data value is 0: The output state will be the open circuit state.
When the data value is 1: The output state will be a low level.
A time base signal (8 Hz) is output from BO1 when TBC in the serial data is set to
1.
BO1
BO2
BO3
BO4
6
7
8
14
I/O port
Shared function I/O port
The pin function is determined by IOC2 in the serial data.
When the data value = 0: Input port
When the data value = 1: Output port
When specified to function as an input port:
The input pin state is reported to the controller through the DO pin.
When the input state is low: The data will be 0:
When the input state is high: The data will be 1:
When specified to function as an output port:
The output state is determined by IO2 in the serial data.
When the data value is 0: The output state will be the open circuit state.
When the data value is 1: The output state will be a low level.
This pin is set to input mode after a power on reset.
IO2
16
Main PLL
charge pump
output
PLL charge pump output
A high level is output when the frequency of the local oscillator signal divided by N
is higher than the reference frequency, and a low level is output when that
frequency is lower. This pin goes to the high-impedance state when the
frequencies match.
PDa
20
Main PLL low-
pass filter
amplifier
transistor
Connections for the n-channel MOS transistor to be used for the PLL active low-
pass filter.
AINa
AOUTa
21
22
Continued on next page.
相關(guān)PDF資料
PDF描述
LC72135M PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20
LC72136NM PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24
LC72140M PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24
LC72140 PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24
LC72146 PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC72135M 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning
LC72135MA-AE 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LC72135MA-Q-AE 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / PLL FREQUENCY SYNTHESIZER
LC72135M-Q-TLM-E 制造商:SANYO Semiconductor Co Ltd 功能描述:
LC72136 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning