- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358760 > LC72714 (Sanyo Electric Co.,Ltd.) Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder PDF資料下載
參數(shù)資料
| 型號： | LC72714 |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| 中文描述： | 多重移動調(diào)頻廣播集成電路片VICS解碼器 |
| 文件頁數(shù)： | 25/29頁 |
| 文件大小： | 232K |
| 代理商： | LC72714 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁
In figure 6, it is also possible to see the period
timing that caused the incorrect synchronization
with a timing other than that for station A to be
a sub-reception station completely separate from
station A, referred to here as station B. This IC
is thus able, in this manner, to acquire data from
both stations when the tuning is switched
between station A and station B without any
special control operations. In this case, it is
necessary for there to be temporary block
synchronization with station B, and this allows
us to apply this operation to the case of data
reception for VICS data (main station A) and
dGPS data (sub-station B). In figure 6, the
temporarily received data for station B can be
acquired as post-horizontal correction output
data, which is a real-time output, and the station
A data can be acquired as fully decoded data in
the post-vertical correction data.
Control method
This section presents an example of a possible flow of control.
First, the application detects the frame phase difference between the VICS station and the dGPS station, and then sets
the tuning control start timing based on that phase difference. The frame synchronization forward protection count is
set to at least 3, and the block synchronization back protection count is set to 2. Since BLK_RST, which only resets the
block synchronization circuit, is used, there is no need to modify the block synchronization forward protection count.
Note that these settings can be replaced by the default settings used by this IC.
When the BLK_RST is cleared after tuning the dGPS station, the IC starts block synchronization pull in, and after the
time corresponding to the block synchronization back protection count has passed, block synchronization with the dGPS
station data will be established. The post-horizontal correction output data (data for which status bit 7 (VH) is 0) that is
output from this point will be data received from the dGPS station.
After acquiring the stipulated number of packets of data, the application sets BLK_RST valid again, and tunes back to the
VICS station. If the dGPS station reception conditions are unluckily unfavorable, it will not be possible to establish block
synchronization, or it may not be possible to acquire fully corrected packet data. However, even if such conditions occur,
the receiver must tune back to the VICS station after receiving the stipulated number of packets of data. The reason is
that if the receiver did not do so, it would become impossible to completely decode the data in vertical correction for the
VICS station itself, which is the main station being received. Since the ability of vertical correction to correct burst errors
is about 10 packets, this sequence of tuning and data acquisition operations must completed within 10 packets. If that
condition is met, it will be possible to decode the VICS station data. However, this is only possible when there are no
packets that cannot be corrected other than those missed during the sequence of the simultaneous reception processing.
No. 6871-25/29
LC72714W
Main
reception
station A
Incorrectly
synchronized
station
or
Sub-reception
station B
Figure 6 Main Reception Station and Sub-Reception Station
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72714W | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72720NM | Single-Chip RDS Signal-Processing System LSI(單片無線電數(shù)據(jù)系統(tǒng)信號處理LSI（大規(guī)模集成電路）) |
| LC72720YV | Single-Chip RDS Signal-Processing System IC(單片無線電數(shù)據(jù)系統(tǒng)信號處理芯片) |
| LC72720 | Single-Chip RDS Signal-Processing System LSI |
| LC72720M | Single-Chip RDS Signal-Processing System LSI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72714W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72715PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72717PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast (DARC) Receiver IC |
| LC72720 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
| LC72720M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。