參數(shù)資料
型號(hào)： LH7A404
廠商： Sharp Corporation
英文描述： 32 BIT SYSTEM ON CHIP
中文描述： 32位片上系統(tǒng)
文件頁(yè)數(shù)： 20/51頁(yè)
文件大?。?/td> 387K
代理商： LH7A404
LH7A404
32-Bit System-on-Chip
20
Advance Data Sheet
Power Modes
The LH7A404 has three operational states: Run,
Halt, and Standby. During Run all clocks are hardware
enabled and the processor is clocked. In the Halt mode
the device is functioning, but the processor clock is
halted while it waits for an event such as a key press.
Standby equates to the computer being switched ‘off’,
i.e. no display (LCD disabled) and the main oscillator is
shut down.
Reset Modes
Three external signals can generate resets to the
LH7A404: nPOR (power on reset), nPWRFL (power
failure) and nURESET (user reset). If any of these are
active, a system reset is internally generated. An nPOR
reset performs a full system reset. The nPWRFL and
nURESET resets perform a full system reset except for
the SDRAM refresh control, SDRAM Global Configura-
tion, SDRAM Device Configuration, and the RTC
peripheral registers. The SDRAM controller issues a
self-refresh command to external SDRAM before the
system enters an nPWRFL and nURESET reset. This
allows the system to maintain its Real Time Clock and
SDRAM contents. At reset termination, the chip enters
Standby mode. Once in the Run mode the PWRSR reg-
ister can be interrogated to determine the nature of the
reset and the trigger source, after which software can
then take appropriate actions.
Data Paths
The data paths in the LH7A404 are:
The AMBA AHB bus
The AMBA APB bus
The External Bus Interface
The LCD AHB bus
The DMA busses.
AMBA AHB BUS
The Advanced Microprocessor Bus Architecture
AHB (AMBA AHB) is a high speed 32-bit-wide data bus.
The AMBA AHB is for high-performance, high-clock-fre-
quency system modules.
Peripherals with high bandwidth requirements are
connected to the LH7A404 core processor using the
AHB bus, Boot ROM, Vectored Interrupt Controllers,
and USB Device. These include the external and inter-
nal memory interfaces, the LCD registers, palette RAM
and the bridge to the Advanced Peripheral Bus (APB)
interface. The APB Bridge transparently converts the
AHB access into the slower speed APB accesses. All
control registers for the APB peripherals are pro-
grammed using the AHB-to-APB bridge interface. The
main AHB data and address lines are configured using
a multiplexed bus. This removes the need for tri-state
buffers and bus holders and simplifies bus arbitration.
Figure 3. Clock and State Controller Block Diagram
14.7456 MHz
MAIN OSC.
HCLK
32.768 kHz
RTC OSC.
/2, /4, /8
PCLKs
FCLK
HCLK
(TO PROCESSOR CORE)
LH7A404-6
STATE CONTROLLER
DIVIDE REGISTER
相關(guān)PDF資料
PDF描述
LHA674 SIDELED Super-Bright, Hyper-Red GaAIAs-LED
LHA674-KM SIDELED Super-Bright, Hyper-Red GaAIAs-LED
LHA674-L SIDELED Super-Bright, Hyper-Red GaAIAs-LED
LHA674-LN SIDELED Super-Bright, Hyper-Red GaAIAs-LED
LHA674-M SIDELED Super-Bright, Hyper-Red GaAIAs-LED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH7A404N0E000B0A 功能描述:IC ARM922T MCU 200MHZ 324CABGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7A 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲(chǔ)器容量:3.5KB（2K x 14） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件
LH7A404N0E000B0A,551 制造商:NXP Semiconductors 功能描述:
LH7A404N0E000B1A,551 制造商:NXP Semiconductors 功能描述:
LH7A404N0E000B2,551 制造商:NXP Semiconductors 功能描述:
LH7A404N0E000B3,551 制造商:NXP Semiconductors 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*