- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358799 > LH7A404 (Sharp Corporation) 32 BIT SYSTEM ON CHIP PDF資料下載
參數(shù)資料
| 型號： | LH7A404 |
| 廠商： | Sharp Corporation |
| 英文描述： | 32 BIT SYSTEM ON CHIP |
| 中文描述： | 32位片上系統(tǒng) |
| 文件頁數(shù)： | 23/51頁 |
| 文件大?。?/td> | 387K |
| 代理商： | LH7A404 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
32-Bit System-on-Chip
LH7A404
Advance Data Sheet
23
Vectored Interrupt Controller (VIC)
The LH7A404 VIC controls the interrupts of up to 32
different sources. Two VICs are daisy-chained together
to support up to 64 different interrupts. The VIC sup-
ports both FIQ and IRQ interrupts. FIQ interrupts have
a higher priority than IRQ interrupts. Each VIC can sup-
port up to 16 vectored interrupts, for a total of 32 vec-
tored interrupts. If two interrupts with the same priority
become active at the same time, the priority must be
resolved in software. When an interrupt becomes
active, the VIC generates an FIQ or IRQ if the corre-
sponding mask bit is set. No latching of interrupts takes
place in the VIC.
After a power-on reset, all mask register bits are
cleared, masking all interrupts. The mask bits must be
set by software after power-on reset for any interrupts
to be enabled.
A vectored interrupt has improved latency as it pro-
vides direct information about where its service routine
is located and eliminates software arbitration needed
with a simple interrupt controller.
The VICs continue to operate in Halt and Standby
modes, so external interrupts may bring the chip out of
these low power modes.
External Bus Interface
The ARM922T, LCD controller, and DMA engine
have access to an external memory system. The LCD
controller has access to an internal frame buffer in
embedded SRAM and an extension buffer in Synchro-
nous Memory for large displays. The processor and
DMA engine share the main system bus, providing
access to all external memory devices and the embed-
ded SRAM frame buffer.
An arbitration unit ensures that control over the
External Bus Interface (EBI) is only granted when an
existing access has been completed. See Figure 5.
Figure 5. External Bus Interface Block Diagram
ARM922T
LCD
CONTROLLER
EMBEDDED
SRAM
80KB
LCD AHB BUS
SYSTEM AHB BUS
LCD
MMU
DMA
CONTROLLER
ASYNCHRONOUS
MEMORY
CONTROLLER
BUS
ARBITER
SYNCHRONOUS
MEMORY
CONTROLLER
EXTERNAL
BUS
INTERFACE
(EBI)
A
SDRAM
SRAM
SDRAM
ROM
DATA
ADDRESS/
CONTROL
LH7A404-8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LHA674 | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-KM | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-L | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-LN | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-M | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH7A404N0E000B0A | 功能描述:IC ARM922T MCU 200MHZ 324CABGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7A 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB（2K x 14） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
| LH7A404N0E000B0A,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0E000B1A,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0E000B2,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0E000B3,551 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。