- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384604 > LMX2335 (National Semiconductor Corporation) PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個(gè)人通訊的雙通道頻率合成器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2335 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個(gè)人通訊的雙通道頻率合成器) |
| 中文描述： | PLLatinum雙頻率合成射頻個(gè)人通信（PLLatinum技術(shù)用于射頻個(gè)人通訊的雙通道頻率合成器） |
| 文件頁數(shù)： | 11/17頁 |
| 文件大?。?/td> | 392K |
| 代理商： | LMX2335 |
Functional Description
(Continued)
Note 9:
When the F
o
LD output is disabled it is actively pulled to a low logic state.
Note 10:
Lock detect output provided to indicate when the VCO frequency is in “l(fā)ock”. When the loop is locked and a lock detect mode is selected, the pins output
is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.
Note 11:
The Fastlock mode utilized the F
LD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock
occurs whenever the RF loop’s Icpo magnitude bit
#
17 is selected HIGH (while the
#
19 and
#
20 mode bits are set for Fastlock).
Note 12:
The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits the N counter resumes counting in “close”
alignment with the R counter. (The maximum error is one prescaler cycle). If the Reset bits are activated the R counter is also forced to Reset, allowing smooth ac-
quisition upon powering up.
SERIAL DATA INPUT TIMING
PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS
DS012332-8
Notes:
Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions:
The Serial Data Input Timing is tested using a symmetrical waveform around V
CC
/2. The test waveform has an edge rate of 0.6V/ns with
amplitudes of 2.2V
@
V
CC
= 2.7V and 2.6V
@
V
CC
= 5.5V.
DS012332-9
Notes:
Phase difference detection range: 2
π
to +2
π
The minimum width pump up and pump down current pulses occur at the D
o
pin when the loop is locked.
L
www.national.com
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2337 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個(gè)人通訊的雙通道頻率合成器) |
| LMX2350 | PLLatinum Fractional Dual Low Power Frequency Synthesizer(PLLatinum技術(shù)低耗雙通道頻率合成器) |
| LMX2352 | PLLatinum Fractional Dual Low Power Frequency Synthesizer(PLLatinum技術(shù)低耗雙通道頻率合成器) |
| LMX2350TM | PLLatinum⑩ Fractional N RF / Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2352TM | CAP,CER,DISC,RAD,100PF,10%,1KV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2335 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2335L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:無線通訊 |
| LMX2335LM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LMX2335LSLB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2335LSLBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。