參數(shù)資料
型號: LPC2103FBD48,151
廠商: NXP Semiconductors
文件頁數(shù): 13/37頁
文件大?。?/td> 0K
描述: IC ARM7 MCU FLASH 32K 48-LQFP
產(chǎn)品培訓模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
ARM7 Architecture
ARM7 Memory
標準包裝: 250
系列: LPC2100
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 70MHz
連通性: I²C,Microwire,SPI,SSI,SSP,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
RAM 容量: 8K x 8
電壓 - 電源 (Vcc/Vdd): 1.65 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 48-LQFP
包裝: 托盤
產(chǎn)品目錄頁面: 704 (CN2011-ZH PDF)
配用: 568-4310-ND - EVAL BOARD LPC2158 W/LCD
568-4302-ND - BOARD EVAL LPC210X KS2103 JLINK
568-4301-ND - BOARD EVAL LPC210X KS2103
568-4300-ND - BOARD EVAL LPC210X MCB2103
568-4297-ND - BOARD EVAL LPC21XX MCB2100
MCB2103UME-ND - BOARD EVAL MCB2103 + ULINK-ME
MCB2103U-ND - BOARD EVAL MCB2103 + ULINK2
622-1013-ND - BOARD FOR LPC2103 48-LQFP
622-1008-ND - BOARD FOR LPC9103 10-HVSON
622-1005-ND - USB IN-CIRCUIT PROG ARM7 LPC2K
其它名稱: 568-2094
935280966151
LPC2103FBD48-S
LPC2101_02_03_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 2 June 2009
20 of 37
NXP Semiconductors
LPC2101/02/03
Single-chip 16-bit/32-bit microcontrollers
In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs.
Peripheral functions continue operation during Idle mode and may generate interrupts to
cause the processor to resume execution. Idle mode eliminates power used by the
processor itself, memory systems and related controllers, and internal buses.
In Power-down mode, the oscillator is shut down and the chip receives no internal clocks.
The processor state and registers, peripheral registers, and internal SRAM values are
preserved throughout Power-down mode and the logic levels of chip output pins remain
static. The Power-down mode can be terminated and normal operation resumed by either
a reset or certain specic interrupts that are able to function without clocks. Since all
dynamic operation of the chip is suspended, Power-down mode reduces chip power
consumption to nearly zero.
Selecting an external 32 kHz clock instead of the PCLK as a clock-source for the on-chip
RTC will enable the microcontroller to have the RTC active during Power-down mode.
Power-down current is increased with RTC active. However, it is signicantly lower than in
Idle mode.
In Deep-power down mode all power is removed from the internal chip logic except for the
RTC module, the I/O ports, the SRAM, and the 32 kHz external oscillator. For additional
power savings, SRAM and the 32 kHz oscillator can be powered down individually. The
Deep power-down mode produces the lowest possible power consumption without
actually removing power from the entire chip. In Deep power-down mode, the contents of
registers and memory are not preserved except for SRAM, if selected, and three general
purpose registers. Therefore, to resume operations, a full chip reset process is required.
A power selector module switches the RTC power supply from VBAT to VDD(1V8) whenever
the core voltage is present on pin VDD(1V8) to conserve battery power.
A power control for peripherals feature allows individual peripherals to be turned off if they
are not needed in the application, resulting in additional power savings during Active and
Idle mode.
6.17.8 APB
The APB divider determines the relationship between the processor clock (CCLK) and the
clock used by peripheral devices (PCLK). The APB divider serves two purposes. The rst
is to provide peripherals with the desired PCLK via APB so that they can operate at the
speed chosen for the ARM processor. In order to achieve this, the APB may be slowed
down to 1
2 to
1
4 of the processor clock rate. Because the APB must work properly at
power-up (and its timing cannot be altered if it does not work since the APB divider control
registers reside on the APB), the default condition at reset is for the APB to run at 1
4 of the
processor clock rate. The second purpose of the APB divider is to allow power savings
when an application does not require any peripherals to run at the full processor rate.
Because the APB divider is connected to the PLL output, the PLL remains active (if it was
running) during Idle mode.
6.18 Emulation and debugging
The LPC2101/02/03 support emulation and debugging via a JTAG serial port.
相關(guān)PDF資料
PDF描述
LPC2106FBD48,151 IC ARM7 MCU FLASH 128K 48-LQFP
LPC2292FBD144,551 IC ARM7 MCU FLASH 256K 144-LQFP
LPC3240FET296,551 IC ARM9 MCU 256K 296-TFBGA
LT1025ACN8 IC THERMO COMPNSATR MICRPWR 8DIP
LT1030CS#PBF IC LINE DRVR LOWPWR QUAD 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC2103FBD48CP3255 制造商:NXP Semiconductors 功能描述:- Tape and Reel
LPC2103FBD48-S 制造商:NXP Semiconductors 功能描述:IC, 32BIT MCU, ARM7, 75MHZ, LQFP-48; Controller Family/Series:(ARM7); Core Size:32bit; No. of I/O's:32; Supply Voltage Min:1.65V; Supply Voltage Max:1.95V; Digital IC Case Style:LQFP; No. of Pins:48; Program Memory Size:32KB ;RoHS Compliant: Yes
LPC2103FBD48-T 功能描述:ARM微控制器 - MCU 32K FL/8K RAM/8CH 10-B ADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
LPC2103FHN48 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC
LPC2103FHN48,551 功能描述:ARM微控制器 - MCU 32K FL/8K RAM 8CH 10-B ADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT