參數(shù)資料
型號(hào): LPC47B34X
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 外設(shè)及接口
英文描述: 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
中文描述: MULTIFUNCTION PERIPHERAL, PQFP128
封裝: QFP-128
文件頁(yè)數(shù): 150/250頁(yè)
文件大小: 645K
代理商: LPC47B34X
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)當(dāng)前第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)
150
INTRUDER DETECTION
An intrusion event can be detected as described below.
A switch connected to the chassis cover can be used to indicate if the cover is on or off. When the
cover is on, the switch is open and the nINTRSN input will be floating. When the cover is off, the
switch is closed and the nINTRSN input will be shorted to ground.
Whenever the nINTRSN input goes low, the INTRUSION bit is set. This bit remains set until cleared
by software. This bit and input logic are powered by VBAT so that an Alarm condition is detected and
stored even if VTR is removed.
Intrusion Bit
The INTRUSION bit is on the Intrusion/Oscillator Select Register. This register is powered by VTR
and battery backed up.
The INTRUSION bit will default to ‘1’ on VBAT POR (battery removed and replaced or battery voltage
below 1.2V). The INTRUSION bit will default to ‘1’ on a VTR POR if an intrusion event occurs under
battery power only or if a VBAT POR occurs.
Writing ‘0’ to the INTRUSION bit will clear it if the nINTRSN pin is low. Writing ‘1’ to the INTRUSION
bit has no effect.
See the Intrusion/Oscillator Select register description (offset 0x5E) in the “Runtime Registers”
section.
PME and SMI Generation
There are SMI status and enable bits and PME status and enable bits for the intrusion event. See the
SMI and PME runtime registers for the location and description of the corresponding INTRUSION bits
(PME_STS9, PME_EN9, SMI_STS1, SMI_EN1). The SMI and PME status bits are set under VCC
power, or VTR power. The SMI and PME status bits are cleared on a write of ‘1’ and on VTR POR.
These bits cannot be cleared until the nINTRSN pin goes low.
These bits function in one of three cases:
Case 1. An intrusion occurs under battery power only or a VBAT POR occurs. In this case, the event
will be latched under battery power and the “INTRUSION” PME and SMI status bits will be set when
VTR returns. Therefore, the PME and SMI status bits will have two possible default values on VTR
POR, depending on whether or not the intrusion event occurred under battery power. When VTR
returns, no enable bits are set, so there will be no PME or SMI generated. When VCC goes active,
and the OS sets the enable bits, a PME and/or SMI will be generated. If the corresponding PME
enable bit is set, a PME will be generated under VCC power. If the corresponding SMI enable bit is
set, an SMI will be generated under VCC power. Therefore, in this case, setting the enable bit (low-to-
high edge) will trigger the generation of the PME and SMI.
Case 2. An intrusion occurs under VTR power (VCC=0). In this case, the “INTRUSION” PME and SMI
status bits will be set. If the corresponding PME enable bit is set, a PME will be generated under VTR
power. If the corresponding SMI enable bit is set, an SMI will be generated under VCC power, since
相關(guān)PDF資料
PDF描述
LPC47B37X 100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications
LPC47M14X-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Y-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Z-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14C-NC BNC MALE TO RJ11/SCREW TESCA-BL10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47B351-NC 制造商:Rochester Electronics LLC 功能描述:- Bulk
LPC47B357-NC 制造商:SMSC 功能描述:ELECTRONIC COMPONENT
LPC47B373QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LPC47B373QFP WAF 制造商:SMSC 功能描述:
LPC47B377QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: