
192
NAME
REG OFFSET
(hex)
6E
DESCRIPTION
PME _EN9
Default = 0x00 on
VTR POR
(R/W)
PME Enable Register 9
This register is used to enable individual LPC47B34x
PME sources onto the nIO_PME signal.
When the PME Enable register bit for a PME source is
active (“1”), if the source asserts a PME event and the
PME_En bit is “1”, the source will assert the nIO_PME
signal.
When the PME Enable register bit for a PME source is
inactive (“0”), the PME Status register will indicate the
state of the PME source but will not assert the nIO_PME
signal.
Bit[0] P16
Bit[1] P12
Bit[2] INTRUSION
Bit[3] LOW_BAT
Bit[7:4] Reserved
The PME Enable register 8 is not affected by VCC POR,
SOFT RESET or HARD RESET.
Reserved – read returns 0
N/A
6F
(R)
70
GPIO_CNTRL_
INDEX
Default = 0x00
On VTR POR
GPIO_CNTRL_
DATA
(R/W)
Index of the GPIO control register to be accessed.
Used to access GP60-GP86 registers.
Bit[7] MSB of index
…
Bit[0] LSB of index
The data to be read/written from/to the GPIO control
register at the index specified in the
GPIO_CNTRL_INDEX register.
On VTR POR
71
(R/W)
Bit[7] MSB of data
…
Bit[0] LSB of data
Reserved – read returns 0
N/A
72-7F
(R)
User Note:
The Polarity Bit (bit 1) of the GPIO control registers control the GPIO pin when the
pin is configured for the GPIO function and when the pin is configured for the
alternate function for all pins, with the exception of the DDRC function on GP43.
When an alternate function is selected on a GPIO pin, all bits in the GPIO register
must be properly programmed, including in/out, polarity and output type.
If this pin is used for Ring Indicator wakeup, either the nRI2 event can be enabled
via bit 1 in the PME_EN1 register or the GP50 PME event can be enabled via bit 0 in
the PME_EN5 register.
In order to use the P12, P16 and P17 functions, the corresponding GPIO must be
programmed for output, non-invert, and push-pull output type.
Note 1: The GP53 pin defaults to an output and LOW on VCC POR and Hard Reset.
User Note 1:
User Note 2: