- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377769 > LTC2410CGN (LINEAR TECHNOLOGY CORP) 20-Bit Universal Bus Driver With 3-State Outputs 56-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | LTC2410CGN |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 20-Bit Universal Bus Driver With 3-State Outputs 56-SSOP -40 to 85 |
| 中文描述： | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | 0.150 INCH, PLASTIC, SSOP-16 |
| 文件頁數(shù)： | 22/44頁 |
| 文件大?。?/td> | 778K |
| 代理商： | LTC2410CGN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
LTC2410
22
APPLICATIU
W
U
U
For relatively small values of input capacitance (C
IN
<
0.01
μ
F), the voltage on the sampling capacitor settles
almost completely and relatively large values for the
source impedance result in only small errors. Such values
for C
IN
will deteriorate the converter offset and gain
performance without significant benefits of signal filtering
and the user is advised to avoid them. Nevertheless, when
small values of C
IN
are unavoidably present as parasitics
of input multiplexers, wires, connectors or sensors, the
LTC2410 can maintain its exceptional accuracy while
operating with relative large values of source resistance as
shown in Figures 17 and 18. These measured results may
be slightly different from the first order approximation
suggested earlier because they include the effect of the
actual second order input network together with the non-
linear settling process of the input amplifiers. For small C
IN
values, the settling on IN
+
and IN
–
occurs almost indepen-
dently and there is little benefit in trying to match the
source impedance for the two pins.
Larger values of input capacitors (C
IN
> 0.01
μ
F) may be
required in certain configurations for antialiasing or gen-
eral input signal filtering. Such capacitors will average the
input sampling charge and the external source resistance
will see a quasi constant input differential impedance.
When F
O
= LOW (internal oscillator and 60Hz notch), the
typical differential input resistance is 1.8M
which will
generate a gain error of approximately 0.28ppm for each
ohm of source resistance driving IN
+
or IN
–
. When F
O
=
HIGH (internal oscillator and 50Hz notch), the typical
differential input resistance is 2.16M
which will generate
a gain error of approximately 0.23ppm for each ohm of
source resistance driving IN
+
or IN
–
. When F
O
is driven by
an external oscillator with a frequency f
EOSC
(external
conversion clock operation), the typical differential input
resistance is 0.28 10
12
/f
EOSC
and each ohm of
source resistance driving IN
+
or IN
–
will result in
1.78 10
–6
f
EOSC
ppm gain error. The effect of the source
resistance on the two input pins is additive with respect to
this gain error. The typical +FS and –FS errors as a function
of the sum of the source resistance seen by IN
+
and IN
–
for
large values of C
IN
are shown in Figures 19 and 20.
In addition to this gain error, an offset error term may also
appear. The offset error is proportional with the mismatch
between the source impedance driving the two input pins
IN
+
and IN
–
and with the difference between the input and
reference common mode voltages. While the input drive
circuit nonzero source impedance combined with the
converter average input current will not degrade the INL
performance, indirect distortion may result from the modu-
lation of the offset error by the common mode component
of the input signal. Thus, when using large C
IN
capacitor
values, it is advisable to carefully match the source imped-
ance seen by the IN
+
and IN
–
pins. When F
O
= LOW
(internal oscillator and 60Hz notch), every 1
mismatch
in source impedance transforms a full-scale common
mode input signal into a differential mode input signal of
0.28ppm. When F
O
= HIGH (internal oscillator and 50Hz
notch), every 1
mismatch in source impedance trans-
forms a full-scale common mode input signal into a
differential mode input signal of 0.23ppm. When F
O
is
driven by an external oscillator with a frequency f
EOSC
,
every 1
mismatch in source impedance transforms a
full-scale common mode input signal into a differential
mode input signal of 1.78 10
–6
f
EOSC
ppm. Figure 21
shows the typical offset error due to input common mode
voltage for various values of source resistance imbalance
between the IN
+
and IN
–
pins when large C
IN
values are
used.
If possible, it is desirable to operate with the input signal
common mode voltage very close to the reference signal
common mode voltage as is the case in the ratiometric
measurement of a symmetric bridge. This configuration
eliminates the offset error caused by mismatched source
impedances.
The magnitude of the dynamic input current depends upon
the size of the very stable internal sampling capacitors and
upon the accuracy of the converter sampling clock. The
accuracy of the internal clock over the entire temperature
and power supply range is typical better than 0.5%. Such
a specification can also be easily achieved by an external
clock. When relatively stable resistors (50ppm/
°
C) are
used for the external source impedance seen by IN
+
and
IN
–
, the expected drift of the dynamic current, offset and
gain errors will be insignificant (about 1% of their respec-
tive values over the entire temperature and voltage range).
Even for the most stringent applications a one-time cali-
bration operation may be sufficient.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2410IGN | 24-Bit No Latency ADC with Differential Input and Differential Reference |
| LTC2410 | 20-Bit Universal Bus Driver With 3-State Outputs 56-SSOP -40 to 85 |
| LTC2410C | 20-Bit Universal Bus Driver With 3-State Outputs 56-TVSOP -40 to 85 |
| LTC2410I | 20-Bit Universal Bus Driver With 3-State Outputs 56-SSOP -40 to 85 |
| LTC2411 | 2.7V to 5.5V Micropower 24-Bit Differential Σ△ Analog to Digital Converter(2.7V ～5.5V，微功耗，24位差分Σ△串行模數(shù)轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2410CGN#PBF | 功能描述:IC ADC 24BIT DIFF INP/REF 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2410CGN#PBF | 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC |
| LTC2410CGN#TR | 功能描述:IC ADC 24BIT DIFF INP/REF 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2410CGN#TRPBF | 功能描述:IC ADC 24BIT DIFF INP/REF 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2410CGNPBF | 制造商:Linear Technology 功能描述:ADC,LTC2410C 24bit diff D-S SPI SSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。