參數(shù)資料
型號: LTC2414CGN
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 8-/16-Channel 24-Bit No Latency TM ADCs
中文描述: 8-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28
封裝: 0.150 INCH, PLASTIC, SSOP-28
文件頁數(shù): 16/48頁
文件大小: 775K
代理商: LTC2414CGN
LTC2414/LTC2418
16
241418fa
parity bit representing the parity of the previous 31 bits. The
parity bit is useful to check the output data integrity espe-
cially when the output data is transmitted over a distance.
The third and fourth bits together are also used to indicate
an underrange condition (the differential input voltage is be-
low –FS) or an overrange condition (the differential input
voltage is above +FS).
Bit 31 (first output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW
when the conversion is complete.
Bit 30 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign indi-
cator (SIG). If V
IN
is >0, this bit is HIGH. If V
IN
is <0, this
bit is LOW.
Bit 28 (fourth output bit) is the most significant bit (MSB)
of the result. This bit in conjunction with Bit 29 also
provides the underrange or overrange indication. If both
Bit 29 and Bit 28 are HIGH, the differential input voltage is
above +FS. If both Bit 29 and Bit 28 are LOW, the
differential input voltage is below –FS.
The function of these bits is summarized in Table 3.
Table 3. LTC2414/LTC2418 Status Bits
Bit 31
EOC
0
0
0
0
Bit 30 Bit 29 Bit 28
DMY
SIG
0
1
0
1
0
0
0
0
Input Range
V
IN
0.5 V
REF
0V
V
IN
< 0.5 V
REF
–0.5 V
REF
V
IN
< 0V
V
IN
< –0.5 V
REF
MSB
1
0
1
0
Bits 28-6 are the 23-bit conversion result MSB first.
Bit 6 is the least significant bit (LSB).
Bits 5-1 are the corresponding channel selection bits for
the present conversion result with bit SGL output first as
shown in Figure 3.
Bit 0 is the parity bit representing the parity of the previous
31 bits. Including the parity bit, the total numbers of 1’s
and 0’s in the output data are always even.
Data is shifted out of the SDO pin under control of the serial
clock (SCK), see Figure 3. Whenever CS is HIGH, SDO
remains high impedance and any externally generated
SCK clock pulses are ignored by the internal data out shift
register.
In order to shift the conversion result out of the device, CS
must first be driven LOW. EOC is seen at the SDO pin of the
device once CS is pulled LOW. EOC changes real time from
HIGH to LOW at the completion of a conversion. This
signal may be used as an interrupt for an external micro-
controller. Bit 31 (EOC) can be captured on the first rising
edge of SCK. Bit 30 is shifted out of the device on the first
falling edge of SCK. The final data bit (Bit 0) is shifted out
on the falling edge of the 31st SCK and may be latched on
the rising edge of the 32nd SCK pulse. On the falling edge
of the 32nd SCK pulse, SDO goes HIGH indicating the
initiation of a new conversion cycle. This bit serves as EOC
(Bit 31) for the next conversion cycle. Table 4 summarizes
the output data format.
As long as the voltage applied to any channel (CH0-CH15,
COM) is maintained within the –0.3V to (V
CC
+ 0.3V)
absolute maximum operating range, a conversion result is
generated for any differential input voltage V
IN
from
–FS = –0.5 V
REF
to +FS = 0.5 V
REF
. For differential input
voltages greater than +FS, the conversion result is clamped
to the value corresponding to the +FS + 1LSB. For differ-
ential input voltages below –FS, the conversion result is
clamped to the value corresponding to –FS – 1LSB.
Frequency Rejection Selection (F
O
)
The LTC2414/LTC2418 internal oscillator provides better
than 110dB normal mode rejection at the line frequency
and all its harmonics for 50Hz
±
2% or 60Hz
±
2%. For
60Hz rejection, F
O
should be connected to GND while for
50Hz rejection the F
O
pin should be connected to V
CC
.
The selection of 50Hz or 60Hz rejection can also be made
by driving F
O
to an appropriate logic level. A selection
change during the sleep or data output states will not
disturb the converter operation. If the selection is made
during the conversion state, the result of the conversion in
progress may be outside specifications but the following
conversions will not be affected.
APPLICATIOU
W
U
U
相關(guān)PDF資料
PDF描述
LTC2414IGN 8-/16-Channel 24-Bit No Latency TM ADCs
LTC2418CGN 8-/16-Channel 24-Bit No Latency TM ADCs
LTC2418IGN 8-/16-Channel 24-Bit No Latency TM ADCs
LTC2415-1CGN 24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415-1IGN 24-Bit No Latency ADCs with Differential Input and Differential Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2414CGN#PBF 功能描述:IC ADC 8CH 24BIT DIFFINPUT28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC2414CGN#PBF 制造商:Linear Technology 功能描述:IC ADC 24BIT SSOP-28
LTC2414CGN#TR 功能描述:IC ADC 8CH 24BIT DIFFINPUT28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC2414CGN#TRPBF 功能描述:IC ADC 8CH 24BIT DIFFINPUT28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC2414CGNPBF 制造商:Linear Technology 功能描述:ADC,LTC2414C 24bit D-S 8 ch SPI SSOP