參數(shù)資料
型號: LTC6946IUFD-2#TRPBF
廠商: Linear Technology
文件頁數(shù): 11/30頁
文件大?。?/td> 0K
描述: IC INTEGER-N PLL W/VCO 28QFN
軟件下載: PLLWizard™
PLLWizard™, with .NET 2.0 installer
標準包裝: 2,500
類型: 時鐘/頻率合成器(RF/IF),分數(shù)-N,整數(shù)-N,
PLL:
輸入: 時鐘
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/是
頻率 - 最大: 4.91GHz
除法器/乘法器: 是/是
電源電壓: 3.15 V ~ 5.25 V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 28-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 28-QFN(4x5)
包裝: 帶卷 (TR)
LTC6946
19
6946fa
OPERATION
Addr0 + Rd
DON’T CARE
Hi-Z
MASTER–CS
MASTER–SDI
LTC6946–SDO
6946 F13
Byte 0
Byte 1
Byte 2
Figure 13. Serial Port Auto-Increment Read
beginning with data from register Addr0. The part ignores
all other data on SDI until the end of the burst.
Multidrop Configuration
Several LTC6946s may share the serial bus. In this multidrop
configuration, SCLK, SDI, and SDO are common between
all parts. The serial bus master must use a separate CS
for each LTC6946 and ensure that only one device has
CS asserted at any time. It is recommended to attach a
high value resistor to SDO to ensure the line returns to a
known level during Hi-Z states.
Serial Port Registers
The memory map of the LTC6946 may be found in Table 10,
with detailed bit descriptions found in Table 11. The register
address shown in hexadecimal format under the ADDR
column is used to specify each register. Each register is
denoted as either read-only (R) or read-write (R/W). The
register’s default value on device power-up or after a reset
is shown at the right.
The read-only register at address h00 is used to determine
different status flags. These flags may be instantly output
on the STAT pin by configuring register h01. See the STAT
Output section for more information.
The read-only register at address h0B is a ROM byte for
device indentification.
Table 10. Serial Port Register Contents
ADDR
MSB
[6]
[5]
[4]
[3]
[2]
[1]
LSB
R/W
DEFAULT
h00
*
UNLOCK
ALCHI
ALCLO
LOCK
THI
TLO
R
h01
*
x[5]
x[4]
x[3]
x[2]
x[1]
x[0]
R/W
h04
h02
PDALL
PDPLL
PDVCO
PDOUT
PDREFO
MTCAL
OMUTE
POR
R/W
h0E
h03
BD[3]
BD[2]
BD[1]
BD[0]
*
RD[9]
RD[8]
R/W
h30
h04
RD[7]
RD[6]
RD[5]
RD[4]
RD[3]
RD[2]
RD[1]
RD[0]
R/W
h01
h05
ND[15]
ND[14]
ND[13]
ND[12]
ND[11]
ND[10]
ND[9]
ND[8]
R/W
h00
h06
ND[7]
ND[6]
ND[5]
ND[4]
ND[3]
ND[2]
ND[1]
ND[0]
R/W
hFA
h07
ALCEN
ALCMON
ALCCAL
ALCULOK
*
CAL
LKEN
R/W
h21
h08
BST
FILT[1]
FILT[0]
RFO[1]
RFO[0]
OD[2]
OD[1]
OD[0]
R/W
hF9
h09
LKWIN[1]
LKWIN[0]
LKCT[1]
LKCT[0]
CP[3]
CP[2]
CP[1]
CP[0]
R/W
h9B
h0A
CPCHI
CPCLO
CPMID
CPINV
CPWIDE
CPRST
CPUP
CPDN
R/W
hE4
h0B
REV[2]
REV[1]
REV[0]
PART[4]
PART[3]
PART[2]
PART[1]
PART[0]
R
hxx
*unused varies depending on version
相關(guān)PDF資料
PDF描述
LTC6946IUFD-1#TRPBF IC INTEGER-N PLL W/VCO 28QFN
X9410WV24IZ IC XDCP DUAL 64-TAP 10K 24-TSSOP
X9410WV24IT1 IC XDCP DUAL 64-TAP 10K 24-TSSOP
M83723/78W20397 CONN PLUG 39POS STRAIGHT W/PINS
ADF4106SCPZ-EP-R7 IC PLL FREQ SYNTHESIZER 20LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6946IUFD-3#PBF 功能描述:IC INTEGER-N PLL W/VCO 28-QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
LTC6946IUFD-3#TRPBF 功能描述:IC INTEGER-N PLL W/VCO 28QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
LTC6946-x 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 20Msps Low Noise Dual ADC
LTC694C 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits
LTC694C-3.3 制造商:LINER 制造商全稱:Linear Technology 功能描述:3.3V Microprocessor Supervisory Circuits