參數(shù)資料
型號(hào): LXT332
廠商: Digital Data Communications GmbH
英文描述: 3941
中文描述: 雙T1/E1線路接口單元與水晶無衰減
文件頁數(shù): 10/32頁
文件大?。?/td> 777K
代理商: LXT332
eìì
L1
/;7êê 'XDO 7ì(ì /LQH ,QWHUIDFH 8QLW ZLWK &U\VWDOeOHVV -LWWHU $WWHQXDWLRQ
í
LOS1
DO
Loss of Signal - Port 1.
LOS goes High when 175 consecutive spaces have
been detected. LOS returns to a logic 0 when the received signal reaches a
mark density of 12.5% (refer to LOS0 signal description for details).
Local Loopback Enable - Port 1.
(RLOOP1 must be Low for LLOOP1 to
occur.)
Transmit All Ones Enable - Port 1.
(RLOOP1 must be Low for TAOS1 to
occur.)
Transmit Ring - Port 1.
The tip and ring pins for each port are differential
driver outputs designed to drive a 35 - 200
load. Line matching resistors
and transformers can be selected to give the desired pulse height. See Figures
19 through 21.
+ 5 volt
power supply input for the port 1 transmit driver. TVCC1 must not
vary from TVCC0 or VCC by more than ± 0.3 V.
Ground.
Ground return for power supply TVCC1.
+5 VDC
power supply input for all circuits, except the transmit drivers.
Jitter Attenuation Select.
Selects jitter attenuation for both ports. When
JASEL = 1, JA circuits are placed in the receive paths. When JASEL = 0, JA
circuits are placed in the transmit paths. When JASEL is clocked with MCLK,
the JA circuit is disabled.
Line Length Equalizer inputs - Port 1.
These pins determine the shape and
amplitude of the transmit pulse.
ì
LLOOP1
DI
TAOS1
DI
ê
ê
TRING1
TTIP1
AO
AO
é
êí
TVCC1
AI
è
êì
êê
êé
TGND1
VCC
JASEL
AI
DI
êí
êì
êè
ê
ê
LEN01
LEN11
LEN21
RLOOP1
DI
DI
DI
DI
ê
ê
Remote Loopback Enable - Port 1.
(LLOOP1 must = 0 for RLOOP to
occur.)
Receive Clock - Port 1.
This clock is recovered from the twisted-pair input
signal. Under Loss of Signal (LOS) conditions, this output is derived from
MCLK.
Receive Data Positive and Negative - Port 1.
In the Bipolar I/O mode, these
pins are the data outputs from port 1. A signal on RPOS corresponds to
receipt of a positive pulse on RTIP/RRING. A signal on RNEG corresponds
to receipt of a negative pulse on RTIP/RRING. RNEG/RPOS outputs are
Non-Return-to-Zero (NRZ). RPOS and RNEG are stable and valid on the ris-
ing edge of RCLK.
Transmit Data Positive and Negative - Port 1.
In the Bipolar I/O mode,
these pins are TPOS and TNEG, the positive and negative sides of a bipolar
input pair for port 1. Data to be transmitted onto the twisted-pair line is input
at these pins. However, when the TRSTE pin is clocked by MCLK, the
LXT332 switches to a unipolar mode. Unipolar mode pin functions are
described separately.
Transmit Clock - Port 1.
1.544 MHz for T1, 2.048 MHz for E1. The trans-
mit data inputs are sampled on the falling edge of TCLK.
êê
ê
RCLK1
DO
êé
êè
éí
éì
RPOS1
(Bipolar)
RNEG1
(Bipolar)
DO
DO
ê
ê
é
éê
TNEG1
TPOS1
DI
DI
ê
éé
TCLK1
DI
7DEOH ê +DUGZDUH 0RGH 3LQ DQG %LSRODU +DUGZDUH 0RGH 3LQ 'HVFULSWLRQV
ì
¤ FRQWLQXHG
3LQ
4)3
3LQ
3/&&
6\PERO
,2
'HVFULSWLRQ
ì 7DEOH é GHVFULEHV WKH SLQV XVHG LQ 8QLSRODU +DUGZDUH 0RGH
', 'LJLWDO ,QSXWa '2 'LJLWDO 2XWSXWa ',2 'LJLWDO ,QSXW2XWSXWa $, $QDORJ ,QSXWa $2 $QDORJ 2XWSXW
相關(guān)PDF資料
PDF描述
LXT334 Quad Short Haul Transceiver with Clock Recovery
LXT335 Quad Short Haul PCM Analog Interface
LXT350 Integrated T1/E1 S/H Transceivers With Crystal-less Jitter Attenuation
LXT350QE Integrated T1/E1 S/H Transceivers With Crystal-less Jitter Attenuation
LXT351 T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT332PE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface
LXT332QE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface
LXT334 制造商:LVL1 制造商全稱:LVL1 功能描述:Quad Short Haul Transceiver with Clock Recovery
LXT334&LXT304A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution
LXT335 制造商:LVL1 制造商全稱:LVL1 功能描述:Quad Short Haul PCM Analog Interface