![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_985.png)
Appendix 2
INSTRUCTION PROCESSING TIME
Appendix 2.1 32185/32186 Instruction Processing Time
Appendix 2-3
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
The following shows the number of memory access cycles in the IF and MEM stages. Shown here are the mini-
mum number of cycles required for memory access. Therefore, these values do not always reflect the number of
cycles actually required for memory or bus access.
In write access, for example, although the CPU finishes the MEM stage by only writing to the write buffer, this
operation actually is followed by a write to memory. Depending on the memory or bus state before or after the CPU
requests a memory access, the instruction processing may take more time than the calculated value.
R (read cycle)
When existing in the instruction queue .................................................. 1 CPUCLK cycle
When reading the internal resource (RAM) ............................................. 1 CPUCLK cycle
When reading the internal resource (ROM) ............................................ 2 CPUCLK cycles
When reading the internal resource (SFR) (byte or halfword) .................... 4 CPUCLK cycles
When reading the internal resource (SFR) (word) .................................... 8 CPUCLK cycles
When reading external memory (byte or halfword) ................................... 1 CPUCLK + 1 CLKOUT cycles (Note 1)
When reading external memory (word) ................................................... 1 CPUCLK + 2 CLKOUT cycles (Note 1)
When successively fetching instructions from external memory ............... 2 CLKOUT cycles (Note 1)
W (write cycle)
When writing to the internal resource (RAM) .......................................... 1 CPUCLK cycle
When writing to the internal resource (SFR) (byte or halfword) .................. 4 CPUCLK cycles
When writing to the internal resource (SFR) (word) ................................. 8 CPUCLK cycles
When writing to external memory (byte or halfword) ................................ 1 CLKOUT cycle (Note 1)
When writing to external memory (word) ................................................ 2 CLKOUT cycles (Note 1)
Note 1: This applies when external memory is accessed with zero wait state. The instruction processing
time increases by 1 CLKOUT when one wait state is inserted.
Note: CLKOUT and CPUCLK have the relationship 1 CLKOUT = 8 CPUCLK. When CLKOUT = BCLK is
selected with CLKOUT select register, the relationship 1 CLKOUT = 4 CPUCLK is set.