參數(shù)資料
型號: M37641M8-XXXFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
封裝: 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80
文件頁數(shù): 50/136頁
文件大?。?/td> 1672K
代理商: M37641M8-XXXFP
20
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7641 Group
INTERRUPTS
There are twenty-four interrupt sources: five externals, eighteen
internals, and one software.
Interrupt Control
Each interrupt except the BRK instruction interrupt has both an Inter-
rupt Request Bit and an Interrupt Enable Bit, and is controlled by the
Interrupt Disable Flag (I). An interrupt occurs if the corresponding
Interrupt Request and Enable Bits are “1” and the Interrupt Disable
Flag is “0”.
Interrupt Enable Bits can be set or cleared by software. Interrupt Re-
quest Bits can be cleared by software, but cannot be set by software.
Additionally, an active edge of INT1 and INT2 can be selected by
using the interrupt edge select register (address 001116); an active
edge of CNTR0 can be done by using the timer X mode register
(address 002716); an active edge of CNTR1 can be done by using
the timer Y mode register (address 002816).
The BRK instruction interrupt and reset cannot be disabled with any
flag or bit. The I Flag disables all interrupts except the BRK instruc-
tion interrupt and reset. If several interrupts requests occur at the
same time, the interrupt with the highest priority is accepted first.
Interrupt Operation
When an interrupt request occurs, the following operations are auto-
matically performed:
1. The processing being executed is stopped.
2. The contents of the program counter and processor status reg-
ister are automatically pushed onto the stack.
3. The Interrupt Disable Flag is set and the corresponding in-
terrupt request bit is cleared.
4. The interrupt jump destination address is read from the vector
table into the program counter.
sNotes
When setting the followings, the interrupt request bit may be set to
“1”.
When setting external interrupt active edge
Related register: Interrupt polarity select register (address 001116)
Timer X mode register (address 002716)
Timer Y mode register (address 002816)
When not requiring for the interrupt occurrence synchronized with
these setting, take the following sequence.
Set the corresponding Interrupt Enable Bit to “0” (disabled).
Set the Interrupt Edge Select Bit (Active Edge Switch Bit).
Set the corresponding Interrupt Request Bit to “0” after 1 or more
instructions have been executed.
Set the corresponding Interrupt Enable Bit to “1” (enabled).
Fig. 16 Interrupt control
Interrupt request bit
Interrupt enable bit
Interrupt disable flag (I)
BRK instruction
Reset
Interrupt request
相關(guān)PDF資料
PDF描述
M37643M8-XXXFP 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M37643F8HP 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80
M37643M8-XXXHP 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M37700M2-XXXFP 16-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
M37701M2-001SP 16-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37641M8-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M376420RS 制造商:OKI 功能描述:3764-20 NOTES
M3764-20RS 制造商:OKI 功能描述:3764-20 NOTES 制造商: 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP 制造商:OK International 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP
M3-7643A-S 制造商:Harris Corporation 功能描述:
M37643F8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER